

Circuit Paradigm in the 21st Century

**Proceedings of the 15th European
Conference on Circuit Theory and Design**

ECCTD'01

Helsinki University Of Technology, Espoo, Finland
28-31 August 2001

-DM

Organized Under the Patronage of European Circuit Society, ECS



Society of Electronics
Engineers in Finland



IEEE Circuits and Systems Society
IEEE Finland Section

Conference Organization

ECS Council:

J.O. Scanlan, UC Dublin, Ireland, Honorary President
P.P. Civalleri, Politecnico di Torino, Italy, President

A. Csurgay, Hungarian Academy of Sc., Budapest, Hungary
P. Dewilde, Tech Univ of Delft, The Netherlands
J. Franca, Instituto Superior Tecnico, Lisbon, Portugal
M. Hasler, EPF Lausanne, Switzerland
A. Konczykowska OPTO+, France

E. Lindberg, Tech. Univ of Denmark
G. S. Moschytz, ETH Zurich, Switzerland
J. Nossek, Tech. University Munich, Munich, Germany
M. Ogorzałek, U Mining&Metallurgy, Cracow, Poland
V. Porra, Helsinki University of Technology
A. Rodriguez-Vazquez, CNM, Univ. of Seville, Spain
T. Roska, Hungarian Acad of Sc., Budapest, Hungary
Chr. Toumazou, Imperial College, London, U.K.

International Scientific Committee:

M. Ansorge, U Neuchatel, Switzerland
P. Arena, U Catania, Italy
J. Astola, Tampere UT, Finland
J. Bandler, McMaster U, Canada
Cl. Beccari, Polyt. U Turin, Italy
M. Biey, Polyt.U Turin, Italy
E. Bruun, TU. Denmark, Denmark
H. Carlin, Cornell U, USA
J. Choma, USC L.A., USA
L.O. Chua, U Calif. Berkeley, USA
P.P. Civalleri, Turin, Italy
A. Csurgay, TU Budapest, Hungary
A.Ch. Davies, U London, England
Th. Deliyannis, U Patras, Greece
P. M. Dewilde, Delft UT, The Netherlands
A. Drygajlo, EPF Lausanne, Switzerland
O. Feely, UC Dublin, Ireland
A. Fettweis, Ruhr-U Bochum,Germany
L. Fortuna, U Catania, Italy
D. Foty, Gilgamesh Inc., USA
J.E. Franca, IST Lisboa, Portugal
M. Gabbouj, Tampere UT, Finland
G. Gielen, KU Leuven, Belgium
M. Gilli, Polyt.U Turin, Italy
M. Glesner, TU Darmstadt, Germany
H. Grabinski, U Hannover, Germany
C. Göknar, Dogus U, Turkey
D. G. Haigh, UC London, UK
K. Halonen, Helsinki UT, Finland
I. Hartimo, Helsinki UT., Finland
M. Hasler, EPF Lausanne, Switzerland

J. Hollmen, Helsinki UT, Finland
R.D. Horvat, U Belgrade, Yugoslavia
M. Ilmonen, Tampere UT, Finland
M. P. Kennedy, UC Cork, Ireland
L. Kettunen, Tampere UT, Finland
M. Kivikoski, Tampere UT, Finland
T. Koga, Kyusho U, Japan
T. Kohonen, Helsinki UT, Finland
A. Konczykowska, OPTO+, France
J. Kostamovaara, U Oulu, Finland
E. Kuh, U.Calif.,Berkeley, USA
V. Kukk, Tallinn UT, Estonia
J. Kyrrä, Helsinki UT, Finland
S. Leppävuori, U Oulu, Finland
E. Lindberg, TU Denmark, Denmark
R-W. Liu, U Notre Dame, USA
F. Maloberti, Texas A&M U, USA
W. Mathis, U Hannover, Germany
S. Mitra, UCSB, USA
G. Moschytz, ETH Zürich, Switzerland
K. Nikoskinen, Helsinki UT, Finland
T. Nishi, Kyushu U, Japan
J. Nossek, Munich UT, Germany
M. Ogorzałek, Cracow UMM, Poland
E. Oja, Helsinki UT, Finland
J. Osiowski, Warsaw UT, Poland
A. Petrenko, Kiev PI, Ukraine
V. Porra, Helsinki UT, Finland
T. Rahkonen, U Oulu, Finland
C. Rekeczky, Acad.Sc., Hungary
H. Reddy, California SU, USA

E. Ristolainen, Tampere UT, Finland
V. Rizzoli, D.E.I.S, Italy
A. Rodriguez-Vazquez, U Seville, Spain
T. Roska, Acad.Sc., Hungary
T. Ryhänen, Nokia Corp., Finland
M. Salerno, U Rome, Italy
T. Saramäki, Tampere UT, Finland
J. O. Scanlan, UC Dublin, Ireland
W. Schwarz, TU Dresden, Germany
P. Seitz, CSEM, Switzerland
J. I. Sewell, U Glasgow, UK
O. Simula, Helsinki UT, Finland
R. Stoop, Switzerland
M. Tanaka, Sophia U, Japan
V. Tavsanoglu, London, England
P. Thiran, EPFL, Switzerland
Ch. Toumazou, Imp.C London, UK
J. Tulkki, Helsinki UT, Finland
T. Tuomi, Helsinki UT, Finland
R. Ubar, Tallinn UT, Estonia
M. Valtonen, Helsinki UT, Finland
J.P. Vandewalle, KU Leuven, Belgium
T. Veijola, Helsinki UT, Finland
L. Wanhammar, Linköping UT, Sweden
K. Wawryn, U Koszalin, Poland
D. Wolf, Goethe U., Germany
C. Wu, National Chiao Tung U, Taiwan
A. Zarandy, Acad.Sc., Hungary
A. Zemanian, State U New York, USA

(U= University, C=College, UT/TU= University of Technology, KU= Catholic University)

Organizing Committee:

Veikko Porra, Conference Chairman, Helsinki Univ. of Technology, POB-3000, FIN-02015 HUT, Finland,
Tel: 358-9-451 2270, fax: 358-9-451 2269, Veikko.Porra@hut.fi

Olli Simula, Conference Co-chair, HUT, Olli.Simula@hut.fi

Marti Valtonen, Technical Program Chairman, HUT, Martti.Valtonen@hut.fi

Iiro Hartimo, Special Sessions and Tutorials Chairman, HUT, Iiro.Hartimo@hut.fi

Harantha Reddy, IEEE CAS Liaison

Erkki Larkka, EIS Society of Electronics Engineers in Finland

Matti Ilmonen, Publications Chair, Tampere University of Technology, Matti.Ilmonen@ele.tut.fi

Timo Veijola, General Secretary, Publicity and Web Site, HUT, Timo.Veijola@hut.fi

Marjukka Ankuriniemi, Eventra Ltd., Organizing Secretariat, Pietarinkatu 11 B 40, FIN-00140 Helsinki, Finland,
Tel: 358-9-6926 949, Fax. 358-9-6926 970, incint@kolumbus.hut.fi

Circuit Paradigm in the 21st Century

ECCTD '01

**Proceedings of the 15th European
Conference on Circuit Theory and Design**

Editors: V. Porra, M. Valtonen, I. Hartimo, M. Ilmonen, O. Simula, T. Veijola

**Helsinki University of Technology, Finland
28th –31st August 2001**

Organized under the Patronage of the
EUROPEAN CIRCUIT SOCIETY, ECS

Sponsored by

The Society of Electronics Engineers in Finland, EIS

Co-sponsored by

IEEE Circuits and Systems Society

IEEE Finland Section

Supported by

Helsinki University of Technology

The Academy of Finland

Helsinki University of Technology, Department of Electrical and Communications Engineering

Electronic Circuit Design Laboratory, Report 33

ESPOO, 2001

‘Circuit Paradigm in the 21st Century’

PROCEEDINGS OF THE 15th EUROPEAN
CONFERENCE ON CIRCUIT THEORY AND DESIGN

Helsinki University of Technology, Department of Electrical and Communications Engineering

Electronic Circuit Design Laboratory, Report 33

Editors: V. Porra, M. Valtonen, I. Hartimo, M. Ilmonen, O. Simula, T. Veijola

ISBN: 951-22-6337-8

ISSN 1455-8440

Copyright 2001 Helsinki University of Technology, Department of Electrical and Communications Engineering

POB-3000, Otakaari 5 A, FIN-02015 HUT, Espoo, Finland

No responsibility is assumed by the publisher of any injury and/or damage to persons or property as a matter of products liability, negligence or otherwise, or from any use or operation of any methods, products, instructions or ideas contained in the material herein.

Printed in Finland

FOREWORD

The first *European Conference on Circuit Theory and Design* (ECCTD) was held in 1972 in London. It was organized by a group of devoted European scientists from universities and industry. They all shared a belief that the *circuit paradigm* is an important underlying principle, first of all in electronics, telecommunications, and computing, but also in a variety of other applications. In the same year, the International Journal of Circuit Theory and Applications (CTA) was launched to encourage research and development of circuit theory and techniques. In the late 80's, the *European Circuit Society* (ECS, <http://eswww.it.dtu.dk/~el/ecs/>) was founded to serve all of us, in Europe and elsewhere, interested in the circuit paradigm.

The 15th ECCTD follows the format and tradition established by the previous biannual meetings in *London, Lausanne, Genoa, Warsaw, The Hague, Stuttgart, Prague, Paris, Brighton, Copenhagen, Davos, Istanbul, Budapest, and Stresa*. It is an honour for the Finnish members of the ECS to host the first ECCTD of the new Millennium. The theme of the conference, '**Circuit Paradigm in the 21st Century**' reflects the promising future views opened up by the rapid progress of many promising new technologies including ULSI systems on chip, cellular nonlinear circuits and nanoelectronics, in many application areas such as wireless telecommunications, neural computing, speech and video processing etc. Our aim is to bring together people from industry and academia to exchange ideas and to find the weak signals of today's research that will lead to important breakthrough applications tomorrow.

ECCTD'01 starts with a specialist workshop 'Design Automation Day' and tutorial short courses on a variety of topics including MOS modelling, Network Calculus, Grid Theory and Chaos Applications. Next morning, the keynote plenary lectures of Teuvo Kohonen and Sanjit Mitra open up the main conference. The plenary program continues each morning and afternoon, and all together nine distinguished invited speakers illuminate the future role of the circuit paradigm in their research areas: neural networks, molecular and analogic computing, analogue and digital signal processing, and telecommunication circuits. A special *Belevitch lecture* will be given by J. O. Scanlan in honour of Vitold Belevitch (1921-1999), one of the leading circuit theorists of the 20th century.

The technical program, a rich presentation of various fields of Circuit Theory and Design, is organized into 28 regular, 22 special, and 6 poster sessions. The poster presentations have been selected on the suitability of the content for visual presentation. There is no quality difference between oral and poster presentations, and many of the best papers are presented as posters.

The conference program reflects the strength of the wireless communication industry. There are full three-day sub-conferences on analogue, RF and mixed integrated circuit design for telecommunication systems, on VLSI design, and on simulation, modelling and design tools, and different aspects of signal processing.

ECCTD'01 is organized under the patronage of the European Circuit Society. The local organizer in Finland is EIS, the Society of Electronics Engineers in Finland. Other co-sponsors are the IEEE Circuits and Systems Society, and the IEEE Finland Section. We also want to acknowledge the generous support received from Helsinki University of Technology, the City of Espoo, Academy of Finland and several Finnish enterprises listed at the end of this book. The conference venue is the main building of Helsinki University of Technology, a masterpiece of architect Alvar Aalto.

We wish all participants a pleasant stay in Helsinki/Espoo. Welcome to ECCTD'01.



Veikko Porra
ECCTD'01 Conference Chairman



Martti Valttonen
Technical Program Chairman

TABLE OF CONTENTS

PLENARY LECTURES ^(*)

Self-Organizing Networks <i>Teuvo Kohonen</i> , Helsinki University of Technology, Finland	I-378
Digital Signal Processing: Road to the Future <i>Sanjit K. Mitra</i> , Department of Electrical & Computer Engineering, University of California, USA	I-379
Molecular Devices and Circuits <i>Leon Chua</i> , UC Berkeley, USA	
Belevitch Lecture J.O. Scanlan, University College Dublin, Ireland	
The Complexity of Analogic Computations <i>Tamás Roska</i> , Hungarian Academy of Sciences, Hungary	II-353
Technologies, Architectures, CAD and Application of Complex Systems-on-Chip (SoC) <i>Manfred Glesner</i> , Technical University Darmstadt, Germany	II-354
Circuit Theory for Computations <i>Patrick Dewilde</i> , Delft University of Technology, Delft, the Netherlands	II-358
Network Synthesis in Mobile Communications <i>J. David Rhodes</i> , Filtronic plc, UK	III-433
Wave-Digital Approach to Numerical Integration of Electromagnetic PDE's <i>Alfred Fettweis</i> , Ruhr-Universitaet Bochum, Germany	III-434

^(*) Each day's plenary abstracts are found at the end of the day's volume.

Tuesday, August 28

TUTORIALS

The list of the tutorials are found at the page XXII. See the updated list at the information desk.

DESIGN AUTOMATION DAY

The papers are found at the end of volume one

Wednesday, August 29



10:50 — 12:10

SESSION S1: THE CIRCUIT PARADIGM IN NANOELECTRONICS I Session Room A

On the Circuit Paradigm in Quantum Networks <i>Günther Mahler, Alexander Otte, Marcus Stollsteimer</i> , University of Stuttgart, Germany	I-1
Solid State Coherent Quantum Dot System For Quantum Computing and Quantum Transmission <i>Hideaki Matsueda</i> , Kochi University, Japan	I-5
Active Nanoelectronic Devices and Circuits <i>Arpad Csurgay, György Csaba, Wolfgang Porod</i> , University of Notre Dame, USA	I-9
Modeling and Simulation of Ion Trap Arrangements for Quantum Computing Based on the Concept of Quantum Networks <i>Kai Pahlke, Wolfgang Mathis</i> , University of Hannover, Germany	I-13
The Role of Correlation in the Operation of Quantum-Dot Cellular Automata <i>Géza Tóth</i> , U. of Oxford, UK; <i>Craig S. Lent</i> , U. of Notre Dame, USA	I-17

SESSION S2: APPLICATIONS OF SYMBOLIC ANALYSIS
Session Room B

Symbolic Distortion Analysis of Analog Integrated Circuits I-21

Wim Verhaegen, Georges Gielen, K.U.Leuven Esat-Micas, Belgium

On The Use of High-Frequency Mosfet Models In Symbolic Analyzers I-25

Oscar Guerra, Francisco Fernandez, Elisenda Roca, Angel Rodriguez-Vazquez, IMSE-CNM, Spain

Using Symbolic Techniques to Determine the Effect of the Coupled Variables in Homotopic Simulation I-29

Arturo Sarmiento-Reyes, Delft University of Technology, The Netherlands; *Hector Vazquez-Leal, Luis Hernandez-Martinez*, National Institute of Astrophysics Optics and Electronics, Mexico

Symbolic Methods for Parameter Extraction in Fault Diagnosis and Modelling I-33

Gianfranco Avitabile, Bernardo Chellini, Politecnico di Bari, Italy; *Giulio Fedi*, University of Florence, Italy; *Antonio Luchetta*, University of Basilicata, Italy; *Stefano Manetti, Maria Cristina Piccirilli*, University of Florence, Italy

SESSION S3: INDEPENDENT COMPONENT ANALYSIS (ICA) AND IT'S APPLICATIONS
Session Room C

Blind Equalization for GSM Systems Via Source Separation I-37

Yinglu Zhang, University of Pennsylvania, USA; *Jukka Mannerkoski, Visa Koivunen*, Helsinki University of Technology, Finland; *Saleem Kassam*, University of Pennsylvania, USA

An Ensemble Learning Approach to Nonlinear Independent Component Analysis I-41

Antti Honkela, Juha Karhunen, Helsinki University of Technology, Finland

Feasibility of Fractionally Spaced Blind Equalization with GMSK Modulated Signals I-45
Marius Sirbu, Jukka Mannerkoski, Helsinki University of Technology, Finland; *Yinglu Zhang*, University of Pennsylvania, USA; *Visa Koivunen*, Helsinki University of Technology, Finland

Limitations and Applicability of SOS-Based Blind Techniques for Channel Equalization I-373

Rueywen Liu, University of Notre Dame, USA; *Y. Inouye*, Shimane University, Japan; *H. Luo*, AT&T Labs Research, USA; *M. Haenggi*, University of Notre Dame, USA

SESSION R1: Digital Filters I

Digital Multiple Notch Filters Performance I-49

Miroslav Vlcek, Pavel Zahradník, Czech Technical University, Czech Republic

Signal Adaptive Subband Decomposition for Adaptive Noise Cancellation I-53

Riitta Niemistö, Ioan Tabus, Tampere University of Technology/Signal Processing Laboratory, Finland

Pitch Detection of Duet Song Using Double Comb Filters I-57

Yoshiaki Tadokoro, Michiru Yamaguchi, Toyohashi University of Technology, Japan

Narrowband Minimum Phase Filter Design Using Sharpened Comb Filter I-61

Gordana Jovanovic-Dolecek, INAOE, Mexico; *Vlatko Dolecek*, University of Sarajevo, Bosnia

SESSION R2: SIMULATION AND MODELING I
Session Room E

Robust and Efficient Simulation of Catastrophic Faults in Linear Circuits I-65

José Soares Augusto, Carlos F. Beltrán Almeida, INESC/IST, Portugal

Discretized Thermal Network Model Order Reduction by Galerkin's Method I-69

Lorenzo Codecasa, Dario D'Amore, Paolo Maffezzoni, Politecnico di Milano - DEI, Italy

Time-Domain Simulation of Multiconductor Transmission Line Systems Under Nonzero Initial Conditions I-73

Lubomír Brančík, Brno University of Technology, Czech Republic

Modified Backward Differentiation Formulas for the Analysis of Stiff Circuits I-77

Lorenzo Codecasa, Dario D'Amore, Paolo Maffezzoni, Politecnico di Milano, Italy

SESSION R3: MOSFET CIRCUIT MODELING

Session Room Y228

Mosfet Modeling for Circuit Simulation: I-81

Requiem Or Recovery?

Daniel Foty, Gilgamesh Associates, USA

Measurements and Modeling of Mosfet Inversion Level Over a Wide Range as A Basis for Analog Design I-85

Daniel Foty, Gilgamesh Associates, USA; *David Binkley*, Univ. of North

Carolina/Charlotte, USA; *Matthias Bucher*, National Technological University of Athens, Greece

Non-Quasi-Static Charge Injection Modeling in Analog MOS Switches I-89

Alberto Dei, Maurizio Valle, DIBE - University of Genova, Italy

High-Frequency Modeling of SOI Transistors with BSIM3SOI I-93

Marko Marenk, Tampere University of Technology, Finland; *Jean-Pierre Raskin*, Universite Catholique de Louvain, Belgium; *Eero Ristolainen*, Tampere University of Technology, Finland

SESSION R4: CNN APPLICATIONS

Session Room Y307

Fingerprint Feature Extraction Using CNNs I-97

Qun Gao, George S. Moschytz, Eth Zurich, Switzerland

Different Possibilities for Realizing the Bipolar Image Processing Tasks in CNN Field I-101

Ari Paasio, Asko Kananen, Lauri Koskinen, Kari Halonen, ECDL/HUT, Finland

Object-Oriented Image Analysis Using the CNN Universal Machine: Motion Compensation, Image Synthesis and Consistency Observation I-105

Giuseppe Grassi, Alfredo Grieco, Dipartimento di Ingegneria dell'Innovazione, University of Lecce, Italy

Spatio-Temporal Dynamical Wavelet Transform by Cellular Neural Networks I-109

Masashi Mori, Nobuaki Takahashi, Mamoru Tanaka, Dept. of Elect. & Electron. Eng., Sophia University, Japan

SESSION PS1: DESIGN OF ANALOGUE AND MIXED MODE INTEGRATED CIRCUITS. FILTER DESIGN. INTEGRATED CIRCUIT BLOCKS

A Study of Sensitivity for a Class of Matrix-Derived Log-Domain Ladder Filters I-113

Andrew Ng, John Sewell, University of Glasgow, UK; *Emmanuel Drakakis, Alison Payne, Chris Toumazou*, Imperial College London, UK

Design of Fourth-Order Band-Pass Active-Rc Filters Using a "Lossy" Low-Pass to Band-Pass Transformation I-117

Dražen Jurišić, Neven Mijat, University of Zagreb, Department of Electronic Systems And Information Processing, Croatia; *George S. Moschytz*, ETH-Zuerich, Switzerland

Analysis of SI Circuits in Maple Program I-121

Jan Bicák, Jiri Hospodka, Pravoslav Martinek, CTU Faculty of Electrical Engineering, Czech Republic

An Analogue Circuit for Weighted Rank Order Filtering I-125

Ari Paasio, Kari Halonen, Helsinki University of Technology, ECDL, Finland

Realization of Sampled Data Filters with Finite Transmission Zeros Using Delta Operator I-129

Hari C. Reddy, California State University, Long Beach, USA; *I-Hung Khoo*, University of California, Irvine, USA; *George S. Moschytz*, ETH-Zurich, Switzerland

Novel Universal Filter and Novel Oscillator I-133

Kamil Vrba, Josef Cajka, Brno University of Technology, Czech Republic

An Improved Current Mirror Based Approach for Linear Spatial Filtering I-137

Asko Kananen, Ari Paasio, Kari Halonen, Helsinki University of Technology, ECDL, Finland

Design of a Triple-Channel Analog Flat Panel Interface for High Resolution TFT LCD Drivers I-141

Sungwook Yoon, Woong Chung, Minkyu Song, Dongguk University, Korea (South)

A Novel Feedback Scheme for Voltage-Followers I-145

Kari Stadius, Petri Järviö, Kari Halonen, Helsinki University of Technology, ECDL, Finland

Fully Differential Operational Amplifier and Its Application in a Digitally Programmable VGA	I-149	Edge-Triggered Flip-Flop Circuit Based on Resonant-Tunneling Diodes and Mosfets	I-185
<i>Belen Calvo, Teresa Sanz, Santiago Celma, Carlos Moran</i> , University of Zaragoza, Spain		<i>Shriram Kulkarni, Pinaki Mazumder</i> , University of Michigan, USA	
Charge Injection and Charge Pumping in MOS Analog Switches	I-153	Resonant Tunneling Device Logic: A Circuit Designer's Perspective	I-189
<i>Alberto Dei, Maurizio Valle</i> , DIBE - University of Genova, Italy		<i>Christian Pacha</i> , Infineon Technologies, Corporate Research, Germany; <i>Werner Prost, Franz-J. Tegude</i> , Gerhard-Mercator-University Duisburg, Germany; <i>Peter Glösekötter, Karl Goser</i> , University of Dortmund, Germany	
Analysis of CMOS and BiCMOS Four-Diodes Direct Coupled Tuneable Resistance	I-157	SESSION S5: TECHNIQUES FOR SYMBOLIC ANALYSIS	
<i>Hervé Barthélémy</i> , Laboratoire L2MP/ISEM&ICF, France; <i>Stéphane Meillere</i> , Laboratoire L2MP/ISEM, France; <i>Annie Perez</i> , Laboratoire L2MP/ICF, France; <i>Alain Fabre</i> , Laboratoire IXL/ENSERB, France		Session Room B	
A Voltage Translinear Principle Based Current-Mode Analog Multiplier/Divider	I-161	A Reliable Iterative Error Tracking Method for Approximate Symbolic Pole/Zero Analysis	I-193
<i>Sun Jing, Edward Chin Hsi Ling</i> , Nanyang Technological University, Singapore		<i>Eckhard Hennig, Ralf Sommer</i> , Infineon Technologies AG, Germany	
Soi-Cmos Transconductor for Very High Frequencies	I-165	A Program for the Computation of the Approximate Symbolic Pole/Zero Expressions	I-197
<i>Justo Sabadell, Santiago Celma</i> , University of Zaragoza, Spain; <i>Denis Flandre</i> , UCL, Belgium		<i>Florin Constantinescu, Miruna Nitescu, Mihai Iordache, Lucia Dumitriu</i> , "Politehnica" University Bucharest, Romania	
A Simple Model for Digital/Analog Crosstalk Simulation in Deep Submicron CMOS Technology	I-169	A Decomposition Technique for Setting Up the Symbolic State Equations of Large-Scale Analog Circuits	I-201
<i>Valentino Liberali</i> , University of Milan, Italy; <i>Roberto Rossi, Guido Torelli</i> , University of Pavia, Italy		<i>Mihai Iordache, Lucia Dumitriu</i> , "Politehnica" University Bucharest, Romania	
 15:30 — 16:50		Obtaining Large-Change Symbolic Sensitivities for Large-Scale Circuits	I-205
SESSION S4: THE CIRCUIT PARADIGM IN NANO ELECTRONICS II		<i>Franciszek Balik</i> , Wroclaw University of Technology, Poland; <i>Benedykt Rodanski</i> , University of Technology Sydney, Australia	
Session Room A		SESSION S6: BIO-INSPIRED NOVEL CIRCUIT APPLICATIONS	
Tunneling-Phase Logic Based Cellular Nonlinear Networks	I-173	Session Room C	
<i>Richard Kiehl</i> , Univ. of Minnesota, USA; <i>Tao Yang, Leon Chua</i> , Univ. of California, USA		Some Testing Results on a Stereo Vision CNN Chip	I-209
Self-Evolving Neuromorphic Networks with Single-Electron Switching Latches as Synaptic Nodes	I-177	<i>Mario Salerno, Fausto Sargeni, Vincenzo Bonaiuto</i> , University of Rome "Tor Vergata", Italy	
<i>Simon Foelling, Ozgur Turel, Konstantin Likharev</i> , SUNY at Stony Brook, USA		A CNN-Based Vision System for Pattern Recognition in Mobile Robots	I-213
Validity and Usefulness of Circuit Paradigms on Nanoelectronics, Illustrated with SET Circuits	I-181	<i>Leonarda Carnimeo</i> , Dip. di Elettrotecnica ed Elettronica - Politecnico di Bari, Italy	
<i>Arthur van Roermund</i> , Eindhoven University of Technology, The Netherlands			

Attitude Analog CNN Control for a Hexapod Robot	I-217	Analog Fault Dictionary - Fuzzy Set Approach	I-249
<i>Paolo Arena, Mattia Frasca, Carmelo Marchese, Massimo Rinaldi, University of Catania - Dipartimento Elettrico Elettronico e Sistemistico, Italy</i>		<i>Damian Grzechca, Jerzy Rutkowski, Silesian University of Technology, Institute of Electronics, Poland</i>	
Synchronization-Based Computation, Chaos and Spike Patterns in Neocortical Neural Networks	I-221	Application of Genetic Algorithms to Analog Fault Diagnosis	I-253
<i>Ruedi Stoop, Daniel Blank, Jan-Jan van der Vyver, Albert Kern, Institut für Neuroinformatik ETHZ, Switzerland</i>		<i>Jerzy Rutkowski, Tomasz Golonek, Silesian University of Technology, Institute of Electronics, Poland</i>	
SESSION R5: DIGITAL FILTERS II Session Room D			
Recursive Structure for Linear Filtering Using Number Theoretic Transform	I-225	A Double Sampling SC-Resonator for Low Voltage Bandpass DS-Modulators	I-257
<i>Mrinmoy Bhattacharya, Jaakko Astola, Tampere International Center for Signal Processing, Finland</i>		<i>Teemu Salo, HUT, Finland; Saska Lindfors, KTH, Sweden; Kari Halonen, HUT, Finland</i>	
Anticausal Inverses for Digital Filter Banks	I-229	A Simplified Analysis of Noise in Switched Capacitor Networks from a Circuit Design Perspective	I-261
<i>Umut Sezen, Stuart S. Lawson, University of Warwick, UK</i>		<i>Andrea Gerosa, Roberta Rubin, Andrea Neviani, University of Padova - DEI, Italy</i>	
Design of Discrete Coefficients FIR Filter Based on Semi-Infinite Optimization Technique	I-233	Design and Optimisation of Integrated CMOS FIR SC Channel Filter for a GSM Receiver	I-265
<i>Rika Ito, Kenji Suyama, Ryuichi Hirabayashi, Faculty of Engineering, Science University of Tokyo, Japan</i>		<i>Adam Dabrowski, Damian Cetnarowicz, Rafal Dlugosz, Pawel Pawlowski, Poznan University of Technology, Poland</i>	
Implementation Aspects of Second-Order LDI/LDD Allpass Filters	I-237	A Low Temperature Sensitivity Switched-Capacitor Current Reference	I-269
<i>Johnny Holmberg, Krister Landernäs, Lennart Harnefors, Mälardalen University, Sweden; Mark Vesterbacka, Linköping University, Sweden</i>		<i>Saqib Malik, Mark Schlarmann, Randall Geiger, Iowa State University, USA</i>	
SESSION R6: FAULT ANALYSIS OF ANALOG CIRCUITS Session Room E			
Multiple Fault Diagnosis of Analog Circuits Based on Large Change Sensitivity Analysis	I-241	An Efficient Pipeline Direct Digital Frequency Synthesizer Based on a Novel Interpolation Algorithm	I-273
<i>Janusz Starzyk, Dong Liu, Ohio University, USA</i>		<i>Meng-Hsueh Lin, Chun-Sheng Yang, Ching-Yung Chu, Sau-Gee Chen, National Chiao Tung University, Taiwan</i>	
An Algorithm for Soft Fault Diagnosis of DC Circuits	I-245	A Digital PII Made from Standard Cells	I-277
<i>Michał Tadeusiewicz, Stanisław Hałgas, Technical University of Łódź, Poland</i>		<i>Thomas Olsson, Peter Nilsson, Dept. of Electroscience, Sweden</i>	
Integrated Low Distortion 198 MHz PLL with Quadrature Outputs and Stabilized Amplitude	I-281	A Current-Mode Low-Voltage Integrated Analog PLL for Lock-In Applications	I-285
<i>Boris von Stahl-Khan, Saska Lindfors, Radio Electronics Laboratory, Royal Institute of Technology, Sweden</i>		<i>Giuseppe Ferri, Ernesto Massa, Universita di L'Aquila, Italy</i>	

**SESSION PS2: RF CIRCUITS. POWER CIRCUITS.
CONTROL CIRCUITS. SIGMA-DELTA-CIRCUIT
APPLICATIONS. LOW POWER CIRCUIT DESIGN**

Design of Multilayered (LTCC) Passband Filter Based on Capacitively - Loaded Inductors I-289

Ekaterina Loskot, University of Oulu, Finland;
Irina Vendik, St.-Petersburg Electrotechnical University, Russia; *Eino Jakku*,
Seppo Leppävuori, University of Oulu, Finland

Nonlinear Microwave Signal Processing in Yttrium-Iron Garnet (YIG) Films I-293

Gennadiy Melkov, *Yuri Kobljanskyj*,
Alexander Serga, *Vasil Tiberkevich*, National Taras Shevchenko University of Kiev, Ukraine;
Andrei Slavin, Oakland University, Department of Physics, USA

Input Current Shaping Technique for PFC Flyback Rectifier by Using Inductor Voltage Detection I-297

Tanes Tanitteerapan, *Shinsaku Mori*, Nippon Institute of Technology, Japan

Analysis and Design of Controllable Class E Low dv/dt Synchronous Rectifier I-301

Itsda Boonyaroonate, *Shinsaku Mori*, Nippon Institute of Technology, Japan

A Power System Faults Analysis I-305

Mariana Dumitrescu, *Toader Munteanu*, "Dunarea de Jos" University of Galati, Romania; *Anatoli Paul Ulmeanu*, "Politehnica" University of Bucharest, Romania

Analysis and Modeling of the Non-Linear Sampling Process in Switched-Current Circuits - Application to Bandpass Sigma-Delta Modulators I-309

Jose M. de la Rosa, *Belen Perez-Verdu*, *Fernando Medeiro*, *Rocio del Rio*, *Angel Rodriguez-Vazquez*, Instituto de Microelectronica de Sevilla, IMSE-CNM, Spain

Stability Analysis of High Order Sigma-Delta Modulators I-313

Valeri Mladenov, *Hans Hegt*, *Arthur van Roermund*, Technical University Eindhoven, The Netherlands

Realization of A Non Integer Order Pid Controller I-317

Salvatore Abbisso, *Riccardo Caponetto*, *Olga Diamante*, *Eusebio Di Cola*, STMicroelectronics, Italy; *Luigi Fortuna*, University of Catania, Italy; *Domenico Porto*, STMicroelectronics, Italy

An Adiabatic Multi Stage Driver

Christoph Saas, TU Munich, Germany;
Andreas Schlaffer, Infineon AG, Germany;
Josef A. Nossek, TU Munich, Germany

I-321

A CMOS Adiabatic BUS-Driver

Jacek Flak, *Veikko Porra*, Helsinki University of Technology, ECDL, Finland

I-325

A Novel Low Power Multiplexer-Based Full Adder

Abdulkarim Al-Sheraidah, *Yingtao Jiang*, *Yuke Wang*, *Edwin Sha*, University of Texas at Dallas, USA

I-329

Storage Bandwidth Optimization and Memory Assignment for Low Power VLSI Systems

Wen-Tsung Shieh, Silicon Metrics Corporation, USA

I-333



DESIGN AUTOMATION DAY
Session Room D

A Compact Computational Core for Image Processing I-337

Ari Paasio, *Asko Kananen*, *Mika Laiho*, *Kari Halonen*, ECDL/HUT, Finland

I-337

Pulse-Width-Modulation (PWM) Alternatives For The Implementation of Programmable Analog Processing Arrays (PAPAs)

Servando Espejo, *Rafael Dominguez-Castro*, *Gustavo Linan*, *Ricardo Carmona*, *Angel Rodriguez-Vazquez*, Instituto de Microelectronica de Sevilla, Spain

I-341

ACE16k: a Programmable Focal Plane Vision Processor with 128 X 128 Resolution

Gustavo Linan, *Rafael Dominguez-Castro*, *Servando Espejo*, *Angel Rodriguez-Vazquez*, Instituto de Microelectronica de Sevilla, Spain

I-345

Interpolation of 2D Signals Using CNN

Alexandru Gacsadi, Univ. of Oradea, Romania; *Peter Szolgay*, Comp. and Aut. Ins. of HAS, Hungary

I-349

Design Aspects of an Optical Correlator Based CNN Implementation

Szabolcs Tökés, *László Orzó*, *Tamás Roska*, MTA SZTAKI (Computer and Automation Institute of the Hungarian Academy of Sciences), Hungary

I-353

A CNN Model Framework and Simulator for Biological Sensory Systems

David Balya, MTA-SZTAKI, Hungary; *Botond Roska*, UCB, USA; *Tamas Roska*, MTA-SZTAKI, Hungary; *Frank S. Werblin*, UCB, USA

I-357

Ace Box: High-Performance Visual Computer Based on the ACE4k Analogic Array Processor Chip	I-361
<i>Akos Zarandy</i> , Hungarian Academy of Sciences, Hungary	
Some New Analogic CNN Algorithms for PCB Quality Control	I-365
<i>Timot Hidvegi, Peter Szolgay</i> , Computer and Automation Institute, Hungarian Academy of Sciences, Hungary	
An Analogic CNN Algorithm - a Switch Implementation	I-369
<i>Istvan Beszteri</i> , Oy LM Ericsson AB, Finland; <i>Tamas Bezak</i> , Hungarian Academy of Sciences, Hungary; <i>Peter Szolgay</i> , University of Veszprem, Hungary	

Thursday, August 30



10:50 — 12:10

SESSION R7: SPEECH AND AUDIO PROCESSING DEVICES AND APPLICATIONS	
Session Room A	
Multichannel Audio Acquisition for Medical Supervision in an Intelligent Habitat	II-1
<i>Eric Castelli, Dan Istrate</i> , CLIPS/IMAG, France	
A New Method to Represent Speech Signals via Predefined Functional Bases	II-5
<i>Umit Guz, B.S. Yarman, Hakan Gurkan</i> , Isik University, Turkey	
Conversion of Sampling Rate Using New Generation of DSP's	II-9
<i>Tomasz Marciak, Adam Dabrowski</i> , Poznañ University of Technology, Poland	
Comparative Study of Speaker Verification Techniques Based on Vector Quantization, Sphericity Models and Dynamic Time Warping	II-13
<i>Sofia Tsekeridou, Constantine Kotopoulos, Alexandros Xafopoulos, Ioannis Pitas</i> , Aristotle Univ. of Thessaloniki, Greece	

SESSION R8: ANALOGIC WAVE ALGORITHMS

Session Room B

Calculating Local and Global PDEs by Analogic Diffusion and Wave Algorithms	II-17
<i>Csaba Rekeczky, Tamas Roska</i> , PPCU, Hungary	
Feature Extraction from Brain Electrical Activity in Epilepsy Using Cellular Neural Networks	II-21
<i>Roland Kunz, Ronald Tetzlaff</i> , Institut für Angewandte Physik, JWG Universität Frankfurt, Germany	
CNN Analogic Wave Algorithms: Template Design Methods	II-25
<i>Pier Paolo Civalleri, Marco Gilli</i> , Politecnico di Torino, Italy	

Comparing Dynamic Behaviour in 1-D CNNs and Reaction-Diffusion-Convection Pdes: a Review	II-29
<i>Claudio Serpico</i> , DIE, University of Naples "Federico II", Italy; <i>Gianluca Setti</i> , DI - University of Ferrara, Italy; <i>Patrick Thiran</i> , ICA-DSC EPFL, Switzerland; <i>Sergio Callegari</i> , DEIS - University of Bologna, Italy	

SESSION S9: MEMORY EFFECTS in RF POWER AMPLIFIERS

Session Room C

Effects of Filter Ripple in Predistortion Linearizer Architectures	II-33
<i>Weiyun Shan</i> , Lund University, Sweden; <i>Lars Sundström</i> , Ericsson Mobile Communications AB, Sweden; <i>Bo Shi</i> , Lund University, Sweden; <i>Michael Faulkner</i> , Victoria University of Technology, Australia	

Analysis of Amplitude-Dependent Memory Effects in RF Power Amplifiers	II-37
<i>Joel Vuolevi, Timo Rähkönen</i> , Univ. of Oulu, Finland	

A Volterra Model for Common-Source FET Amplifiers in Third Order Intermodulation Distortion Simulations	II-41
<i>Joel Vuolevi, Timo Rähkönen</i> , Univ. of Oulu, Finland	

A 29 dBm, 50% PAE, 1.9 GHz Power Amplifier Using a 20 GHz Ft Silicon Bipolar Technology	II-45
<i>Francesco Carrara</i> , University of Catania, Italy; <i>Angelo Magliarisi, Antonino Scuderi</i> , STMicroelectronics, Italy; <i>Giuseppe Palmisano</i> , University of Catania, Italy	

SESSION S10: LOW-POWER CMOS SENSORS AND ELECTRONICS FOR DIGITAL SINGLE-CHIP CAMERAS
Session Room D

High Dynamic Range CMOS Image Sensors II-49
Featuring Multiple Integration and Auto-Calibration

*Markus Schwarz, Arndt Bussmann,
Thorsten Heimann, Bedrich Hosticka,
Jürgen Huppertz, Olaf Schrey, FhG-IMS
Duisburg, Germany*

Bulk vs SOI CMOS APS Optimal Design for II-53
Low Power Low Voltage Applications

*Aryan Afzalian, Pierre Delatte,
Jean-Didier Legat, Denis Flandre, Ucl-dice,
Belgium*

A New Cmos Imager Using the Pseudo- II-57
Active-Pixel-Sensor(PAPS) Circuit for High
Resolution Applications

*Chung-Yu Wu, Yu-Chuan Shih, National
Chiao Tung University, Taiwan*

A Test Chip for a Novel High-Dynamic- II-61
Range CMOS Image Sensor

*David Stoppa, Andrea Simoni,
Lorenzo Gonzo, Massimo Gottardi,
Gian-Franco Dalla Betta, Gemma Hornero,
ITC-IRST, Microsystems Division, Italy*

SESSION R9: SIMULATION AND MODELING II
Session Room E

The Implementation and Development of A II-65
Time-Domain Model of Dispersive
Transmission Line

*Anu Lehtovuori, Martti Valtonen,
Jarmo Virtanen, Helsinki University of
Technology, Circuit theory lab., Finland*

Computationally-Efficient Behavioral II-69
Modeling of Pulsed Injection-Locked
Amplifiers

Enrico Calandra, Palermo University, Italy

A New Approach to Adaptive Modeling of II-73
the Electromagnetic Near and Far Field

*Jan Wilk, University of the Federal Armed
Forces Hamburg, Germany; Horst Röhm,
Philips GmbH Hamburg, Germany*

Effective Parameters for Complex II-77
Multilayers in Electromagnetic Analysis

*Ari Sihvola, Swiss Federal Institute of
Technology, EPFL, Switzerland;
Stefano Vaccaro, Jean-Francois Zürcher,
Juan Mosig, EPFL, Switzerland*

SESSION R10: LOW-VOLTAGE ANALOG INTEGRATED CIRCUITS
Session Room Y228

A Robust and Universal Constant-GM II-81
Circuit Technique for Low-Voltage Rail-To-Rail Amplifiers

*J. M. Carrillo, J. L. Ausín, J. F. Duque-Carrillo,
University of Extremadura, Spain;
E. Sánchez-Sinencio, Texas A&M University,
USA*

Cmos Real-Time Analog Computational II-85
Circuits for Very Low Voltage Applications

*Antonio J. Lopez-Martin, Alfonso Carlosena,
Dept. of Electrical and Electronic Eng., Public
University of Navarra, Spain*

A Versatile 1.5V Current-Mode Cmos II-89
Analog Multiplier/Divider Circuit

*Antonio J. Lopez-Martin, Alfonso Carlosena,
Dept. of Electrical and Electronic Eng., Public
Univ. of Navarra, Spain*

1-V CMOS Class AB Current Mirror II-93
Salvatore Pennisi, Univ. Catania, Italy

SESSION R11: ANALYSIS AND MODELING OF CHAOTIC CIRCUITS
Session Room 307

Bifurcations and Continuation in a Smooth II-97
Model of a Buck Converter

Gerard Olivar, Enric Fossas, UPC, Spain

Two-Dimensional Basic Bifurcation II-101
Analysis of a Chaotic Oscillator Based on
Hysteresis

*Federico Bizzarri, Marco Storace, D.I.B.E. -
University of Genoa, Italy*

Markov Chain Modeling of Chaotic II-105
Wandering in Simple Coupled Chaotic
Circuits

*Yoshifumi Nishio, Martin Hasler, Swiss
Federal Institute of Technology, Switzerland;
Akio Ushida, Tokushima University, Japan*

Frequency Studies of Bandpass Sigma-Delta Modulation II-109

*Daniele Fournier-Prunaret,
Veronique Guglielmi, SYD-LESIA-DGEI-INSA,
France; Orla Feely, UCD, Ireland*

**SESSION PS3: ANALYSIS AND DESIGN TOOLS.
MODELING AND SIMULATION**

Multilevel Newton-Raphson Method for Parallel Circuit Simulation	II-113
<i>Mikko Honkala, Janne Roos, Martti Valtonen</i> , Helsinki University of Technology, Finland	
Performance Estimation in Analog Computer Aided Design	II-117
<i>Faik Baskaya, Gunhan Dundar</i> , Bogazici University, Turkey	
A Complete Retargeting Methodology for Mixed-Signal IC Designs	II-121
<i>Rafael Castro-López, Francisco Fernández, Manuel Delgado-Restituto, Angel Rodríguez-Vázquez</i> , IMSE-CNM-CSIC, Spain	
VHDL-AMS Model of Sense Amplifier for Flash Memories	II-125
<i>Ivan Boccuni</i> , ST-Microelectronics, MPG Group, Italy; <i>Rosario Gulino, Gaetano Palumbo</i> , DEES - University of Catania, Italy	
High-Level Circuit and System Simulation With Java	II-129
<i>Ulrich Kaiser</i> , Texas Instruments, Germany	
Simulation of Multiconductor Transmission Lines Using Two-Dimensional Laplace Transformation	II-133
<i>Lubomír Braněk</i> , Brno University of Technology, Czech Republic	
Digital Filter Design Through Simulated Evolution	II-137
<i>Massimiliano Erba, Roberto Rossi</i> , University of Pavia, Italy; <i>Valentino Liberali, Andrea Tettamanzi</i> , University of Milan, Italy	
Digital Standard Cell Library Migration Using a Genetic Approach	II-141
<i>Kenneth Francken, Georges Gielen</i> , K.U. Leuven, Belgium	
Efficient Spice-Netlist Representation of Reduced-Order Interconnect Model	II-145
<i>Yuya Matsumoto</i> , Sophia University, Japan; <i>Yuichi Tanji</i> , Kagawa University, Japan; <i>Mamoru Tanaka</i> , Sophia University, Japan	
Interconnect Model for Simulation of a Low-Voltage Integrated Power Amplifier	II-149
<i>Johan Sjöström</i> , Ericsson Microelectronics AB, Sweden; <i>Christian Nyström</i> , Wireless Solutions Sweden; <i>Ted Johanson</i> , Ericsson Microelectronics AB, Sweden; <i>Torkel Arnborg</i> , Ericsson Microelectronics AB, Sweden	

Faster Incremental VLSI Placement Optimization**II-153**


Chieh Lin, Eindhoven University of Technology, The Netherlands; *Domine Leenaerts*, Philips Research Labs, The Netherlands; *Arthur van Roermund*, Eindhoven University of Technology, The Netherlands

The Vector Network Approach to Inconsistent Initial Conditions in Linear and Nonlinear Switch-Mode Circuits**II-157**

Jan Ogorodzki, Warsaw University of Technology, Poland

A Rigorous Approach to Electro-Thermal Network Modeling**II-161**

Lorenzo Codecasa, Dario D'Amore, Paolo Mafezzoni, Politecnico di Milano - DEI, Italy



15:30 — 16:50

SESSION S11: NONLINEAR CIRCUITS IN COMMUNICATION SYSTEMS (NCCS)
Session Room A**Exploiting Chaos in Multibit Sigma Delta Modulation****II-165**

Joshua Reiss, Mark Sandler, King's College London, UK

Mode-Locking and Strange Nonchaotic Attractors in a Digital Phase-Locked Loop With FM Input**II-169**

Anna Vasylenko, Institute of Mathematics, Ukraine; *Orla Feely*, University College Dublin, Ireland; *Yuri Maistrenko*, Institute of Mathematics, Ukraine

Simplification of Nonlinear DAE Systems with Index Tracking**II-173**

Tim Wichtmann, Fraunhofer Institute for Industrial Mathematics, Germany

About the Spectral Properties of Non-Linear Zero-Position Coding Algorithm**II-177**

Frank Felgenhauer, Martin Streitenberger, Wolfgang Mathis, University of Hannover, Germany

SESSION S12: APPLICATIONS OF CHAOS I
Room B**Chaos Based DS-CDMA Systems: Steps from Theory to Experiments****II-181**

Gianluca Mazzini, CEGDI - University of Ferrara, Italy; *Riccardo Rovatti*, CEGDEIS - University of Bologna, Italy; *Gianluca Setti*, CEGDI - University of Ferrara, Italy

Comparison of Different Chaos Shift Keying Methods <i>Thomas Schimminig, Martin Hasler</i> , EPFL, Switzerland	II-185	New Cost Evaluation Schemes in Graph-Based Memory Allocation Method for Indirect Addressing DSPs <i>Nobuhiko Sugino, Tomoyuki Matsuura, Akinori Nishihara</i> , Tokyo Institute of Technology, Japan	II-221
On the Spectrum of Signals Obtained by Driving FM Modulators with Chaotic Sequences <i>Sergio Callegari, Riccardo Rovatti</i> , DEIS, University of Bologna, Italy; <i>Gianluca Setti</i> , DI, University of Ferrara, Italy	II-189	An Algorithm for the Optimization of Pipelined Recursive Digital Filters <i>Juha Yli-Kaakinen, Tapio Saramäki</i> , Signal Processing Lab., Tampere University of Technology, Finland	II-225
Non-Redundant Error Correction in FM-DCSK Chaotic Communications Systems <i>Zoltan Jako</i> , Budapest University of Technology and Economics, Hungary; <i>Daniele Fournier-Prunaret</i> , <i>Veronique Guglielmi</i> , L.E.S.I.A., I.N.S.A., France; <i>Gabor Kis</i> , Budapest University of Technology and Economics, Hungary	II-193	SESSION R12: ANALYSIS AND DESIGN TOOLS I Session Room E	
<p>SESSION S13: ADVANCED NUMERICAL TECHNIQUES FOR TRANSIENT AND STEADY-STATE ANALYSIS OF NONLINEAR CIRCUITS Session Room C</p> <hr/> <p>Analysis of Digitally Modulated Steady States in Nonlinear Circuits by Krylov-Subspace Harmonic Balance <i>Vittorio Rizzoli, Alessandra Costanzo</i>, DEIS, University of Bologna, Italy; <i>Franco Mastri</i>, DIE, University of Bologna, Italy</p>			
Advanced Analysis and Design Methods for RF and Millimeter Wave Mems <i>Katia Grenier</i> , LAAS CNRS, France; <i>Laurent Rabbia, Patrick Pons, A Takacs, T Parra, J Graffeuil, H Aubert</i> , LAAS, France; <i>Robert Plana</i> , LAAS CNRS, France	II-201	Optimal Zero Locations of Continuous-Time Systems Tracking Reference Step Responses <i>Anna Soffia Hauksdottir</i> , University of Iceland, Iceland	II-233
Generalized Circuit Formulation for the Transient Simulation of Circuits Using Wavelet, Convolution and Time-Marching Techniques <i>Michael Steer, Carlos Christoffersen</i> , North Carolina State University, USA	II-205	Efficient Methods for Reducing Register And Phase Requirements for Synchronous Circuits Derived Using Software Pipelining Techniques <i>Noureddine Chabini, El Mostapha Aboulhamid</i> , Universite de Montreal, Canada; <i>Yvon Savaria</i> , Ecole Polytechnique de Montreal, Canada	II-237
Combined State-Space and Convolution Techniques for Transient and Steady-State Simulation of RF/Microwave Circuits <i>Thomas Brazil</i> , University College Dublin, Ireland	II-209	I.M.A.G.E A New Cad Tool for Device Modeling in Spice <i>Marco Zorzi, Francesco Franzè, Nicolò Speciale</i> , DEIS, University of Bologna, Italy	II-241
<p>SESSION S14: OPTIMIZATION OF DIGITAL FILTERS Session Room D</p> <hr/> <p>Express Coefficients in 13-ary radix-4 CSD to Create Computationally Efficient Multiplierless FIR Filters <i>Jeffrey Coleman</i>, Naval Research Laboratory, USA</p>			
An MILP Approach for the Design of Linear-Phase FIR Filters with Minimum Number of Signed-Power-Of-Two Terms <i>Oscar Gustafsson, Håkan Johansson, Lars Wanhammar</i> , Linköping University, Sweden	II-217	Optimized Design of Carry-Bypass Adders <i>Massimo Alioto, Gaetano Palumbo</i> , DEES - University of Catania, Italy	II-245
Minimizing Sensitivity to Clock Skew Variations Using Level Sensitive Latches <i>François-Raymond Boyer, El Mostapha Aboulhamid</i> , DIRO, Université de Montréal, Canada; <i>Yvon Savaria</i> , DGEGL, École Polytechnique de Montréal, Canada	II-253	SESSION R13: DIGITAL SYSTEMS Session Room Y228	

Color Filter Array and Color Correction for High Dynamic Range CMOS Image Sensors	II-257
<i>Thorsten Heimann, Markus Schwarz, Bedrich Hosticka</i> , Fraunhofer Institute of Microelectronic Circuits and Systems, Germany	

SESSION R14: CNN CIRCUIT DESIGN Session Room Y307

Robust Multilayer DTCNN Design for B/W and Grayscale Input Applications	II-261
--	---------------

Paula Lopez, David L. Vilarino, Victor M. Brea, Diego Cabello, Departamento de Electronica e Computacion, Universidad de Santiago de Compostela, Spain

2d Two-Channel IIR PRQMF Bank Design Using CNN	II-265
---	---------------

Emir Tufan Akman, Koray Kayabol, University of Istanbul, Turkey

A DTCNN CMOS Implementation of a Pixel-Level Snake Algorithm	II-269
---	---------------

Victor M. Brea, University of Santiago de Compostela, Spain; *Ari Paasio*, Helsinki University of Technology, ECDL, Finland; *David L. Vilarino, Diego Cabello*, University of Santiago de Compostela, Spain

CNNs, Intelligence and Synchronization Theory	II-273
--	---------------

Johan Suykens, Joos Vandewalle, K.U. Leuven, ESAT-SISTA, Belgium

SESSION S15: SYSTEM ON A CHIP Session Room Y227

Early Estimation of Interconnect Effects on the Operation of System-On-Chip Platforms	II-277
--	---------------

Tero Nurmi, University of Turku, Finland; *Li-Rong Zheng*, Royal Institute of Technology, Sweden; *Jouni Isoaho*, University of Turku, Finland; *Hannu Tenhunen*, Royal Institute of Technology, Sweden

Interconnect IP for Gigascale System-On-Chip	II-281
---	---------------

Iikka Saastamoinen, TUT, Finland; *Teemu Suutari, Jouni Isoaho*, UTU, Finland; *Jari Nurmi*, TUT, Finland

Reed-Muller Transform Based Boolean Matching Filters	II-285
---	---------------

Chip-Hong Chang, Bogdan Falkowski, School of Electrical & Electronic Engineering, Singapore

Generic Interface Block for System-on-a-Chip Designs	II-289
---	---------------

Vesa Lahtinen, Kimmo Kuusilinna, Tampere University of Technology, Digital and Computer Systems Laboratory, Finland; *Timo Hämäläinen, Jukka Saarinen*, Tampere University of Technology, Digital and Comp, Finland

SESSION PS4: ANALOGUE AND DIGITAL SIGNAL PROCESSING. FAULT DETECTION

Reconstruction of Nonuniformly Sampled Bandlimited Signals Using Digital Fractional Delay Filters: Error and Quantization Noise Analysis	II-293
---	---------------

Håkan Johansson, Per Löwenborg, Linköping University, Sweden

On Adjustable Fractional Delay FIR Filters and Their Design	II-297
--	---------------

Håkan Johansson, Per Löwenborg, Linkoping University, Sweden

VLSI Parallel Architecture for Low Density Parity Check Decoder	II-301
--	---------------

Wai Leng Lee, Angus Wu, Ping Li, Department of Electronic Engineering, City University of Hong Kong, Hong Kong

Signal-Flow-Graph Identities for Structural Transformations in Multirate Systems	II-305
---	---------------

Alexandra Groth, Heinz Göckler, Ruhr-Universitaet Bochum, Germany

Prototype Filter Design Techniques for Cosine-Modulated Transmultiplexers	II-309
--	---------------

Pilar Martín-Martín, Fernando Cruz-Roldán, Pedro Amo-López, Francisco López-Ferreras, University of Alcala, Spain

A Study of Distributed Algorithm for Network Optimization Problem Based on Tie-Set Graph Theory	II-313
--	---------------

Takeshi Ishibashi, Toshio Koide, Hitoshi Watanabe, Soka University, Japan

A Novel Technique for the Estimation of Stability in Feedforward and Multiple-Feedback Oversampled Sigma-Delta A/D Converter Configurations	II-317
--	---------------

Neil Fraser, Behrouz Nowrouzian, University of Alberta, Canada

Optimization of Chirp-Z and Truncated Shannon's Interpolation	II-321
--	---------------

Djordje Babic, Markku Renfors, Tampere University of Technology, Telecommunications Lab., Finland

Fractional Signal Processing: Scale Conversion	II-325
---	---------------

Manuel Ortigueira, UNINOVA, Portugal; *Carlos Matos*, Escola Superior de Tecnologia, Portugal; *Moisés Piedade*, INESC, Portugal

Rns-Fpl Merged Polyphase DWT Architectures	II-329	An Integrated 110 MHz Bandpass Filter in Bipolar Technology	III-9
<i>Javier Ramírez</i> , University of Granada, Spain; <i>Antonio García</i> , Universidad Autónoma de Madrid, Spain; <i>Pedro García Fernández</i> , University of Jaén, Spain; <i>Luis Parrilla</i> , <i>Antonio Lloris</i> , University of Granada, Spain		<i>Francesco Belfiore</i> , STMicroelectronics, Italy; <i>Giuseppe Palmisano</i> , University of Catania, Italy	
An Efficient Semi-Systolic Architecture for 2-D Discrete Wavelet Transform	II-333	A CMOS 1.57 GHz Quadrature-VCO for a GPS Receiver Front-End	III-13
<i>Kresimir Mihic</i> , University of Zagreb, Croatia		<i>Wouter De Cock</i> , <i>Michiel Steyaert</i> , Katholieke Universiteit Leuven, Dept. ESAT-MICAS, Belgium	
Calculation of Dyadic Autocorrelation Through Decision Diagrams	II-337	SESSION S17: APPLICATIONS OF CHAOS II	
<i>Radomir S. Stankovic</i> , Dept. of Computer Science, Faculty of Electronics, University of Nis, Yugoslavia; <i>Mrinmoy Bhattacharya</i> , <i>Jaakko Astola</i> , TICSP, Tampere University of Technology, Finland		Session Room B	
Accelerated Analogue Fault Simulation by Concurrent Fault Detection	II-341	FM-DCSK Chaos Radio System	III-17
<i>Mustapha Dhifi</i> , Institut of Electromagnetic Theory, Germany		<i>Karol Krol</i> , <i>Leonardo Azzinnari</i> , <i>Esa Korpela</i> , <i>Andras Mozsary</i> , <i>Mikko Talonen</i> , <i>Veikko Porra</i> , Helsinki University of Technology, ECDL, Finland	
New Reliability Indices for Multi-State System	II-345	Mixed-Signal Map-Configurable IC Chaos Generator for Digital Communication Systems	III-21
<i>Elena Zaitseva</i> , <i>Vitaly Levashenko</i> , Belarus State Economic Univ., Belarus		<i>Manuel Delgado-Restituto</i> , <i>Angel Rodriguez-Vazquez</i> , Instituto de Microelectrónica de Sevilla, Spain	
The Use of Correlation Technique Combined with $\Sigma\Delta$-Modulation for Detection of Defective Sensor Elements	II-349	A Simple Digital FPGA Pseudo-Chaos Generator	III-25
<i>Dirk Weiler</i> , <i>Dirk Hammerschmidt</i> , <i>Niels Chritoffers</i> , <i>Bedrich J. Hosticka</i> , Fraunhofer IMS Duisburg, Germany		<i>Leonardo Azzinnari</i> , <i>Andras Mozsary</i> , <i>Karol Krol</i> , <i>Esa Korpela</i> , <i>Veikko Porra</i> , Helsinki University of Technology/ECDL, Finland	
Friday, August 31		10:50 — 12:10	SESSION S18: RECENT TRENDS IN INTERCONNECTS MODELING AND SIMULATION
SESSION S16: ANALOG AND RF INTEGRATED CIRCUITS DESIGN Session Room A	Session Room C		
Integrated RF Front-End for WCDMA and GSM 900	III-1	Asymptotic Equivalent Circuits of Interconnects Based on Complex Frequency Method	III-29
<i>Jussi Ryyränen</i> , <i>Kalle Kivekäs</i> , Helsinki University of Technology, ECDL, Finland; <i>Jari Heikkilä</i> , Nokia Networks, Finland; <i>Jarkko Jussila</i> , Helsinki University of Technology, ECDL, Finland; <i>Aarno Pärssinen</i> , Nokia Research Center, Finland; <i>Kari Halonen</i> , Helsinki University of Technology, ECDL, Finland		<i>Akio Ushida</i> , Tokushima University, Japan; <i>Kouji Urabe</i> , Niihama National Technical College, Japan; <i>Yoshihiro Yamagami</i> , <i>Yoshifumi Nishio</i> , Tokushima University, Japan	
The Design of CMOS Cellular Transceiver Front-Ends	III-5	Pspice Subcircuits for Passive Reduced Order Interconnect Models	III-33
<i>Michiel Steyaert</i> , <i>Bram de Muer</i> , <i>Johan Janssens</i> , <i>Marc Borremans</i> , <i>P. Leroux</i> , ESAT - MICAS K.U. Leuven, Belgium		<i>Murat Dinç</i> , Istanbul Technical University, Turkey; <i>Izzet Cem Göknar</i> , Dogus University, Turkey	
		Passive Time-Domain Model Order Reduction via Orthonormal Basis Functions	III-37
		<i>Qingjian Yu</i> , <i>Ernest S. Kuh</i> , University of California at Berkeley, USA	
		Passive Macromodels for Distributed High Speed Interconnects	III-41
		<i>Anestis Dounavis</i> , <i>Ramachandra Achar</i> , <i>Michel Naklha</i> , Carleton University, Canada	

SESSION S19: APPLICATIONS OF GABOR FILTERS AND TRANSFORMS IN IMAGE PROCESSING
Session Room D

Competitive Orientation Selective Arrays III-45
Bertram Shi, EEE/HKUST, Hong Kong;
Kwabena Boahen, UPenn Bioengineering, USA

Optimization of Gabor Filter Parameters for Pattern Recognition III-49
Shunji Uchimura, Yoshihiko Hamamoto,
Yamaguchi University, Japan

Handwritten Character Recognition Using CNN Gabor-Type Filters III-53
Ertugrul Saatci, Vedat Tavsanoglu, South Bank University, UK

Multiwindow Gabor-Type Schemes and Their Application Late
Yehoshua Zeevi, Israel Institute of Technology, Israel

SESSION R15: ANALYSIS AND DESIGN TOOLS II
Session Room E

Mixed-Mode Simulation in APLAC III-57
Sami Marjoniemi, APLAC Solutions co., Finland; *Antti Kallio, Tuomo Kujanpää*, Helsinki University of Technology, Finland

Model Parameter Identification with Spice Opus: a Comparison Of Direct Search and Elitistic Genetic Algorithm III-61
Arpad Buermen, Janez Puhan, Tadej Tuma, Iztok Fajfar, Andrej Nussdorfer, University of Ljubljana, Slovenia

Simulation of the Coupling of an External Electromagnetic Field to the PCB Traces in Spice Simulator III-65
Andrzej Dobrzański, Wojciech Bandurski, Poznań University of Technology, Poland

Design of Line Simulators for Testing of DSL-Equipment III-69
Thomas Fließ, Hans-Joachim Jentschel, Dresden University of Technology, Germany; *Jochen Noack*, Test Line Electronics GmbH, Germany

SESSION R16: IMAGE SIGNAL PROCESSING
Session Room y228

A MPEG-4 Shape Segmentation CNN Algorithm III-73
Lauri Koskinen, Ari Paasio, Asko Kananen, Kari Halonen, Helsinki University of Technology, Finland

Wavelet Packet Based Image Coding Considering Spatial Dependency with Rearranged Zerotree Algorithm III-77
Tsuyoshi Otake, Kumiko Oshima, Mamoru Tanaka, Sophia University, Japan

Error Concealment Using a Data Hiding Technique for MPEG Video
Masayuki Kurosaki, Hitoshi Kiya, Tokyo Metropolitan University, Department of Electrical Engineering, Japan

A High-Performance Low-Complexity Image Compression Algorithm Using RUN_KW Coding III-85
Jian-Yu Lin, Singapore Polytechnic, Singapore

SESSION R17: CNN ANALYSIS AND MODELING
Session Room 307

Bifurcation Processes and Chaotic Phenomena in Cellular Neural Networks III-89
Mario Biey, Marco Gilli, Paolo Checco, Politecnico di Torino, Italy

On the Global Stability of Two-Cell Cellular Neural Networks with Opposite-Sign Connections III-93
Norikazu Takahashi, Tetsuo Nishi, Kyushu University, Japan

A Behavioral Modeling Concept and Practice of CNN-UM VLSI Implementations III-97
Peter Foldesy, Angel Rodriguez-Vazquez, CNM-SCIC, Spain

MARGE: A CNN Simulator for Complex Dynamics III-101
Paolo Arena, Salvatore Argentino, Adriano Basile, Luigi Fortuna, Mattia Frasca, University of Catania - Dipartimento Elettronico e Sistemistico, Italy

SESSION PS5: LINEAR AND NONLINEAR CIRCUIT AND SYSTEM THEORY. SIGNAL PROCESSING APPLICATIONS

Cramér-Rao Bounds for Direction of Arrival and Range Estimation of Near-Field Sources III-105
Erdinc Çekli, Hakan Ali Cirpan, Istanbul University, Turkey; *Erdogan Dilaveroglu*, Uludag University, Turkey

DC Networks Containing Nonlinear Ideal Op-Amps: Robust Unique Solvability III-109
Maurizio Ciampa, Dept. of Applied Math, University of Pisa, Italy

Linear Circuits Tolerances by Means of Interval Analysis Techniques III-113
Zygmunt Garczarczyk, Silesian Technical University, Poland


Synthesis of Broadband Multiport Phase Commutators and Uncouplers III-117
Gennadij Chavka, Technical University of Bialystok, Poland

Nonlinear Analysis Using Chebyshev Transformation	III-121	Low Power Multi-Gigahertz Divider Architectures in SOI CMOS Employing Series Current Reuse	III-161
<i>Vello Kukk</i> , Tallinn Technical University, Estonia		<i>Ketan Mistry, William Redman-White, James Benson, Nele D'Hallewyn</i> , Microelectronics, University of Southampton, England	
The Characteristic Equation for Time-Varying Models of Nonlinear Dynamic Systems	III-125	A Novel Microminiature Gaas Mmic 1-26GHz 22.5 Degree Phase Shifter with Microstrip Radial Stubs	III-161
<i>F.L. Neerhoff, P. van der Kloet</i> , Technical University Delft, The Netherlands		<i>Yong-Sheng Dai, Tang-Sheng Chen, Lin Liu, Xiao-Jian Chen, Jin-Ting Lin</i> , Nanjing Electronic Devices Institute, China	
Revisitation of Reciprocity of Linear Resistive K-Ports	III-129	SESSION S21: DESIGN AND TESTING OF DIGITAL SYSTEMS	
<i>Giancarlo Storti-Gajani, Amedeo Premoli</i> , DEI - Politecnico di Milano, Italy		Session Room B	
Piecewise-Linear Dynamical Systems with Minimized Eigenvalue Sensitivities	III-133	Educating the 21st Century System and Circuit Integrators: SOC Masters at KTH	III-169
<i>Jiri Pospisil, Zdenek Kolka, Jaromir Brzobohaty, Jana Horska</i> , Brno University of Technology, Czech Republic		<i>Hannu Tenhunen, Elena Dubrova</i> , ESDlab, KTH, Sweden	
Vector Lum Smoothers as Impulse Detector for Color Images	III-137	Challenges for Future System-on-Chip Design	III-173
<i>Rastislav Lukac</i> , Technical University of Kosice, Slovak Republic		<i>Thomas Hollstein</i> , Darmstadt University of Technology, Germany; <i>Zebo Peng</i> , Linkoeping University, Sweden; <i>Raimund Ubar</i> , Tallinn Technical University, Estonia; <i>Manfred Glesner</i> , Darmstadt University of Technology, Germany	
On-Line Writer Recognition Based on Pen-Point Pressure for Thai Numerals	III-141	Programmable Gigabit Ethernet Packet Processor Design Methodology	III-177
<i>Pitak Thumwarin, Takenobu Matsuura</i> , Tokai University, Japan		<i>Maged Attia, Ingrid Verbauwhede</i> , UCLA Electrical Engineering Department, USA	
Edge Detection by Using the Support Vector Machines	III-145	Integrated Digital Architecture for JPEG Image Compression	III-181
<i>Hilario Gómez-Moreno, Saturnino Maldonado-Bascón, Francisco López-Ferreras, Francisco Javier Acevedo-Rodríguez, Pilar Martín-Martín</i> , Signal Theory and Communications Department, University of Alcalá, Spain		<i>Luciano Agostini, Sergio Bampi</i> , Universidade Federal do Rio Grande do Sul, Brazil	
Adaptive Bit Allocation Process for Block Based Video Coders Using Fuzzy Clustering Techniques	III-149	SESSION S22: INTERCONNECT FOR CHIP AND PACKAGING DESIGNS	
<i>Lorenzo Favalli</i> , University of Pavia, Italy		Session Room C	
 13:40 — 15:00			
SESSION S20: ELECTRONIC AND OPTICAL CIRCUITS FOR MULTIGIGABIT COMMUNICATION			
Session Room A			
Electrical Design and Layout Rules for Very High Speed Circuits	III-153	Modeling of Interconnect Junctions from Measured Scattering Responses	III-185
<i>Philippe André, Sylvain Blayac, Jean Godin, Abed-Elhak Kasbari, Nicolas Kauffmann, Agnieszka Konczykowska</i> , OPTO+, France		<i>Flavio Canavero, Stefano Grivet-Talocia, Ivan Maio, Igor Stievano</i> , Politecnico di Torino, Italy	
Integrated Optical Circuits: an Overview and an Optical Beam Combiner Circuit	III-157	The Evolution of Ceramic Packages for S/390 Servers	III-189
<i>Timo Aalto, Päivi Heimala</i> , VTT Electronics, Finland; <i>Pekka Katila</i> , MEMSCAP S.A., France		<i>George Katopis</i> , IBM, USA	
The Effects of Mode Delay on the Multiconductor Transmission Line Functions in Coupled Microstrip	III-193	A Framework for Automatic Analysis of Geometrically Proximate Nets in VLSI Layout	III-197
<i>Ertugrul Saatci, Vedat Tavsanoglu</i> , South Bank University, UK		<i>Sandeep Koranne, Om Prakash Gangwal</i> , Philips Research Labs, The Netherlands	

SESSION R18: NONLINEAR CIRCUIT DYNAMICS
Session Room D**Envelope Following Method for III-201****Computing Steady State Solutions of Non-Autonomous Circuits***Paolo Maffezzoni, Angelo Brambilla,
Politecnico di Milano, Italy***Phase-Inversion-Waves in Coupled III-205****Oscillators Synchronizing at In-And-Anti-****Phase***Masahiro Okuda, Masayuki Yamauchi,
Yoshifumi Nishio, Akio Ushida, Tokushima
University, Japan***Predicting Propagation Delay in SCL III-209****Gates***Massimo Alioto, Gaetano Palumbo,
Salvatore Pennisi, University of Catania -
DEES, Italy***Circuit Architecture Solution for III-213****Background Charge Fluctuations in Single Electron Tunneling Transistors***Roelof Klunder, Jaap Hoekstra, Delft
University of Technology, The Netherlands***SESSION R19: COMMUNICATION SYSTEMS**
Session Room E**Adaptive RFI Cancellation in VDSL III-217****Systems***Yaohui Liu, Timo Laakso, Helsinki University of Technology, Finland; Paulo Diniz,
Universidade Federal do Rio de Janeiro, Brazil***Interrogator for Stacked Passive Inductive III-221****Transponders***Niels Chritoffers, Dirk Hammerschmidt, Gerd vom Bögel, Bedrich Hosticka, Fraunhofer Institute of Microelectronic Circuits and Systems, Germany; Jürgen Niederholz, Infineon Technologies AG, Germany***A Novel Rake Receiver Architecture III-225****Based on Interpolation Techniques***Babak Soltanian, Elena-Simona Lohan, Markku Renfors, Tampere University of Technology, Finland***Description of Symmetrical Lossless III-229****Two-Ports in Two Kinds of Elements For The Design of Microwave Communication Systems in MMIC Realization***Siddik Yarman, Ebru Cimen, Ahmet Aksen,
Isik University, Turkey***SESSION R20: RF & MICROWAVE COMMUNICATION CIRCUITS**
Session Room y228**A Completely Integrated 2.7GHz Voltage Controlled Oscillator with Low Phase III-233****Noise***Debapriya Sahu, Texas Instruments, India;
Francesco Dantoni, Texas Instruments, USA***Transmission Line Based Modeling of III-237****Thin Film Bulk Acoustic Wave Resonators****and Filters***Juha Ellä, Pasi Tikka, Nokia Mobile Phones Ltd., Finland; Markku Ylälammi, Jyrki Kaitila, VTT, Finland***Substrate Effects in HBT Modelling for III-241****RFIC Design***Jens Vidkjær, Technical University of Denmark, Denmark***Methods for Modeling Substrate Coupling III-245****in RF-ICS***Vesa Starck, VTI Hamlin, Finland;**Markku Åberg, VTT Electronics, Finland***SESSION R21: LINEAR AND NONLINEAR CIRCUIT THEORY**
Session Room Y307**Nonlinear Perturbation Analysis of Third- III-249****Order Oscillators***Antonio Buonomo, Alessandro Lo Schiavo,
Second University of Naples, Italy***Staircase Characteristics for Fast III-253****Analysis of Dynamic Circuits***Paolo Maffezzoni, Amedeo Premoli,
Angelo Brambilla, Politecnico di Milano, Italy***Non-Canonic Driving-Point Immittance III-257****Synthesis***Dragan Kandic, Mechanical Eng. Faculty,
Yugoslavia; Branimir Reljin, Faculty of**Electrical Eng., Yugoslavia***An Introduction to the Nonlinear III-261****Conductive Grid***Emanuel Gluskin, Electrical Engineering**Department, Ben-Gurion University of the**Negev, Israel*

SESSION PS6: CELLULAR NONLINEAR NETWORKS. NEURAL NETWORKS. MIXED-MODE CIRCUIT DESIGN**Border Connection Schemes in Partitioned Mixed-Mode CNNs** III-265*Mika Laiho, Ari Paasio, Asko Kananen, Kari Halonen*, Helsinki University of Technology, Finland**Parallelizing Image Interpolation Method by Sparse GRBF Network** III-269*Shinji Itakura, Tsuyoshi Otake*, Sophia University, Japan; *Yuichi Tanji*, Kagawa University, Japan; *Mamoru Tanaka*, Sophia University, Japan**On the Oscillatory Behavior of Second Order Cell 1D CNN's** III-273*Liviu Goras, Tiberiu Dinu Teodorescu*, Technical University Iasi, Romania**Effects of Partitioning in a Mixed-Mode CNN** III-277*Mika Laiho, Ari Paasio, Asko Kananen, Kari Halonen*, Helsinki University of Technology, Finland**On the Class of Globally Asymptotically Stable Cellular Neural Networks with Time Delay** III-281*Sabri Arik*, Istanbul University, Turkey**Cell and Template Order Influence on Cnn Behavior - a Comparative Study** III-285*Tiberiu Dinu Teodorescu, Liviu Goras*, Technical University Iasi, Romania**3D Echocardiography Powered by Cnn Technology** III-289*Csaba Rekeczky*, PPCU, Hungary; *Zsolt Czeilinger*, HIC-CPC, Hungary; *György Cserey, Laszlo Kek*, ANCL, Hungary; *Andras Szatmari*, HIC-CPC, Hungary; *Tamas Roska*, PPCU, Hungary**Self-Organizing Neural Network for Fault Location in Electrical Circuits** III-293*Robert Salat, Stanislaw Osowski*, Warsaw University of Technology, Poland**Reducing Implementation Input of the Lattice-Ladder Multilayer Perceptrons** III-297*Dalius Navakauskas*, Vilnius Gediminas Technical University, Lithuania**Prototype Circuits for Programmable Neural Network** III-301*Krzysztof Wawryn, Andrzej Mazurek*, Technical University of Koszalin, Poland**Chaotic Sequences to Improve Genetic Algorithms Performances***Riccardo Caponetto*, STMicroelectronics, Soft Computing Group, Catania, Italy; *Paolo Arena*, Università di Catania, Facoltà di Ingegneria, D.E.E.S., Catania; *Stefano Fazzino*, Università di Catania, Facoltà di Ingegneria, D.E.E.S., Italy; *Luigi Fortuna*, Università di Catania, Facoltà di Ingegneria, D.E.E.S., Italy

III-305

Accuracy Improvements in a Mixed Signal Power Meter Circuit by Means of System and Design Enhancements III-309*Gerhard Fritz, Anton Prantl*, Austria Mikro Systeme International AG, Austria**Development and Comparison of Numerical Rounded Stripline Bend Models** III-313*Janne Roos*, Helsinki University of Technology, Finland; *Neslihan Serap Sengör*, Istanbul Technical University, Turkey; *Tommi Dufva*, VTT Information Technology, Finland**Synthesis of Low-Power Digital Circuits Derived from Binary Decision Diagrams** III-317*Denis Popel*, University of Wollongong, *Dubai Campus*, United Arab Emirates

15:20 — 16:40

SESSION R22: LOW-POWER INTEGRATED CIRCUIT DESIGN
Session Room A**Low Power LVDS Receiver with High Common Mode Rejection** III-321*Xavier Maillard, Frédéric Devisch, Maarten Kuijk*, VUB/ETRO, Belgium**An Analog CMOS Four Quadrant Current-Mode Multiplier for Low Power Artificial Neural Networks Implementation** III-325*Maurizio Valle, Francesco Diotaletti*, DIBE - University of Genova, Italy**A Low-Power, High-Resolution, 6MHz Comparator** III-329*Mehdi Banihashemi, Khayrollah Hadidi, Abdollah Khoei*, Urmia University - eecs, Iran**Estimation and Minimization of Leakage Power Dissipation in VLSI Circuits** III-333*Wen-Tsong Shieh*, Silicon Metrics Corporation, USA

SESSION R23: ADAPTIVE SIGNAL PROCESSING
Session Room B**Adaptive Sine-Modulated/Cosine-Modulated Filter Bank Equalizer for Transmultiplexers***Juuso Alhava, Markku Renfors*, Tampere University of Technology/TLT, Finland

III-337

Novel Stochastic Gradient Adaptive Algorithm with Variable Length*Corneliu Rusu*, Tampere University of Technology / Signal Processing Laboratory/Tampere International Center for Signal Processing, Finland;
Colin F. N. Cowan, The Queen's University of Belfast / Dept. of Electrical and Electronic Engineering, UK

III-341

A Robust Adaptive Scheme for Line-Frequency Signal Processing*Olli Vainio*, Tampere University of Technology, Finland

III-345

A Complex Adaptive IIR Notch Filter Algorithm with Optimal Convergence Factor*Yaozui Liu, Timo Laakso*, Helsinki University of Technology, Finland; *Paulo Diniz*, Universidade Federal do Rio de Janeiro, Brazil

III-349

SESSION R24: A/D AND D/A CONVERTERS
Session Room C**Time Non Linearities in D/A Converters***Konstantinos Doris*, Technical University Eindhoven, The Netherlands;
Domine Leenaerts, Philips Research Laboratories, The Netherlands;
Arthur van Roermund, Technical University Eindhoven, The Netherlands

III-353

A 6-bit, 1-GHz Flash ADC in 0.35 um CMOS*Koen Uyttenhove, Michiel Steyaert*, KUL-ESAT-MICAS, Belgium

III-357

Novel High-Speed 5-bit and 6-bit A/D Converters Based on Capacitive Ripple-Flash Circuit Architecture*Renato Baumgartner, Yusuf Leblebici*, Worcester Polytechnic Institute, USA

III-361

A Very Accurate Averaging Circuit Technique for the Switched Capacitor DAC*Hristo Hristov, Angel Popov*, TU-Sofia, Bulgaria

III-365

SESSION R25: MICROELECTROMECHANICAL SYSTEMS
Session Room D**A 500 KHz Micromechanical Oscillator Based on Cantilever Resonator***Miikka Ylimäula, Markku Åberg*, VTT Electronics, Microelectronics, Finland

III-369

Equivalence of Electrical Circuits and Micro-Mechanical Oscillating Structures and its Applications to Complex Filter Structures*Dimitri Galayko, Andreas Kaiser*, ISEN-IEMN/CNRS, France

III-373

Nonlinear Circuit Simulation of Mems Components: Controlled Current Source Approach*Timo Veijola*, Helsinki University of Technology, Finland

III-377

Implementation of CMOS Compatible Conductance-Based Micro-Gas-Sensor System*Muhammad Y. Afifi, John S. Suehle*, NIST, USA; *Mona E. Zaghloul*, GWU, USA; *Jason E. Tiffany, Richard E. Cavicchi*, NIST, USA

III-381

SESSION R26: SIMULATION AND MODELING III
Session Room E**A Hybrid Method for Optimal Design with General Distributions***K. Ponnambalam*, University of Waterloo, Canada; *Jacek Wojciechowski*, Warsaw University of Technology, Poland; *Jiri Vlach*, University of Waterloo, Canada

III-385

Using an Event-Driven Model to Optimise Charge Pump Phase Locked Loops*Pascal Acco*, LESIA du DGEI, INSA, France

III-389

Novel Time-Domain Methods for Free-Running Oscillators*Stephan Houben*, Eindhoven University of Technology, The Netherlands; *Jan ter Maten*, Philips Research Laboratories, The Netherlands; *Jos Maubach*, Eindhoven University of Technology, The Netherlands; *Jos Peters*, Philips Research Laboratories, The Netherlands

III-393

Distortion Analysis of Balanced RF Amplifiers Using 2nd and 3rd Order Phasors*Timo Rahkonen, Joel Vuolevi*, University of Oulu, Finland

III-397

SESSION R27: NEURAL NETWORKS
Session Room Y228

On the Loss of Complete Stability of Neural Networks Caused by Hopf Bifurcations III-401

Mauro Di Marco, Mauro Forti, Dip. Ingegneria dell'Informazione, Univ. Siena, Italy; *Alberto Tesi*, Dip. Sistemi e Informatica, Univ. Firenze, Italy

On the Compositionality of Neural Networks III-405

Ad J.W.M. ten Berg, Philips Research Laboratories, The Netherlands; *Lambert Spaanenburg*, Rijksuniversiteit Groningen, The Netherlands

An Implementation of Universal Hysteresis Neural Module III-409

Ryota Aoki, Toshiya Nakaguchi, Tsuyoshi Otake, Mamoru Tanaka, Sophia University, Japan

Feature Extraction in Motion Estimation with Cellular Neural Networks Using Iterative Annealing III-413

Dirk Feiden, Ronald Tetzlaff, University of Frankfurt, Germany

SESSION R28: APPLICATIONS OF NONLINEAR CHAOTIC CIRCUITS
Session Room Y307

Universal Signal Approximator/Coder Employing Discrete-Time Chaos III-417

Maciej Ogorzałek, Dept. EE, University of Mining and Metallurgy, Poland

Chaos Based Improvement of EMI Compliance in Switching Loudspeaker Drivers III-421

Sergio Callegari, Riccardo Rovatti, DEIS, University of Bologna, Italy; *Gianluca Setti*, DI, University of Ferrara, Italy

3D-Grid Scroll Attractors III-425

Mustak Yalcin, K.U. Leuven, ESAT-SISTA, Belgium; *Serdar Özoguz*, Istanbul Technical University, Turkey; *Johan Suykens*, *Joos Vandewalle*, K.U. Leuven, ESAT-SISTA, Belgium

Chaotic Oscillators Design with Preassigned Spectral Characteristics III-429

Nikolay Maximov, Andrey Panas, Sergey Starkov, Institute of Radioengineering & Electronics, Russia

TUTORIALS ON TUE 28 AUG, 2001
(Not included in the Proceedings)

T1: MOS Modeling as a Basis for Design Methodologies: New Techniques for Next-Generation Analog Circuit Design
Daniel Foty, David Binkley, Gilgamesh Associates, USA

T2: Phase Locked Loops in Communications
Venceslav F. Kroupa, Academy of Science, Czech Republic

T3: An Introduction to the Nonlinear Conductive Grid
Emanuel Gluskin, Ben-Gurion Univ., Israel

T4: Network Calculus: a System Theory for Communication Networks
Patric Thiran, EPFL, Lausanne, Switzerland

T5: Design Principles for Chaotic Oscillators

Erik Lindberg, Technical University of Denmark, Lyngby, Denmark

T6: Genetic Algorithms - Introduction & Circuit Design
Jarmo Alander, University of Vaasa, Finland

T7: Applications of Chaos - State of the Art

Maciej J. Ogorzałek, University of Mining and Metallurgy, Cracow, Poland

T8: Networked CAD for Distributed Design

Anatoly Petrenko, Kiev Polytechnic University, Ukraine

AUTHOR INDEX

A

- Aalto, Timo III-157
 Abbisso, Salvatore I-317
 Aboulhamid, El Mostapha II-237, II-253
 Acco, Pascal III-389
 Acevedo-Rodríguez, Francisco J. III-145
 Achar, Ramachandra III-41
 Afzal, Muhammad Y. III-381
 Afzalian, Aryan II-53
 Agostini, Luciano II-181
 Akman, Emir T. II-265
 Aksen, Ahmet III-229
 Al-Sheraidah, Abdulkarim I-329
 Alhava, Juuso III-337
 Alioto, Massimo II-245, III-209
 Amo-López, Pedro II-309
 André, Philippe III-153
 Aoki, Ryota III-409
 Arena, Paolo ... I-217, III-101, III-305
 Argentino, Salvatore III-101
 Arik, Sabri III-281
 Arnborg, Torkel II-149
 Astola, Jaakko I-225, II-337
 Attia, Maged III-177
 Aubert, H. II-201
 Augusto, José S. I-65
 Ausín, J.L. II-81
 Avitabile, Gianfranco I-33
 Azzinnari, Leonadrdo III-17, III-25

B

- Babic, Djordje II-321
 Balik, Franciszek I-205
 Bálya, D. I-357
 Bampi, Sergio III-181
 Bandurski, Wojciech III-65
 Banihashemi, Mehdi III-329
 Barke, Erich II-229
 Barthélémy, Hervé I-157
 Basile, Adriano III-101
 Baskaya, Faik II-117
 Baumgartner, Renato III-361
 Bhattacharaya, Mrinmoy I-225, II-337
 Becker, Francesco II-354
 Belfiore, Francesco III-9
 Beltrán Almeida, Carlos F. I-65
 Benson, James III-161
 Beszteri, István I-369
 Bezák Tamás I-369
 Bicák, Jan I-121
 Biey, Mario III-89
 Binkley, David I-85
 Bizzarri, Federico II-101
 Blank, Daniel I-221
 Blayac, Sylvain III-153
 Boahen, Kwabena III-45
 Boccuni, Ivan II-125
 Bonaiuto, Vincenzo I-209
 Boonyaroonate, Itsda I-301
 Borremans, Marc III-5
 Boyer, François-Raymond II-253
 Brambilla, Angelo III-201, III-253
 Brančík, Lubomír I-73, II-133
 Brazil, Thomas II-209

- Brea, Victor M. II-261, II-269
 Brzobohaty, Jaromír III-133
 Bucher, Matthias I-85
 Bürmén, Árpád III-61
 Buonomo, Antonio III-249
 Bußman, Arndt II-49

C

- Cabello, Diego II-261, II-269
 Cajka, Josef I-133
 Calandra, Enrico II-69
 Callegari, Sergio II-29, II-189, III-421
 Calvo, Belen I-149
 Canavero, Flavio III-185
 Caponetto, Riccardo I-317, III-305
 Carlósena, Alfonso II-85, II-89
 Carmona, Ricardo I-341
 Carnimeo, Leonarda I-213
 Carrara, Francesco II-45
 Carrillo, J.M. II-81
 Castelli, Eric II-1
 Castro-López, Rafael II-121
 Cavicchi, Richard E. III-381
 Cekli, Erdinc III-105
 Celma, Santiago I-149, I-165
 Cetnarowicz, Damian I-265
 Chabini, Noureddine II-237
 Chang, Chip-Hong II-285
 Chavka, Gennadij III-117
 Checco, Paolo III-89
 Chellini, Bernardo I-33
 Chen, Sau-Gee I-273
 Chen, Tang-Sheng III-165
 Chen, Xiao-Jian III-165
 Chin Hsi Ling, Edward I-161
 Chritoffers, Niels II-349, III-221
 Christoffersen, Carlos II-205
 Chu, Ching-Yung I-273
 Chua, Leo I-173
 Chung, Woong I-141
 Ciampa, Maurizio III-109
 Çimen, Ebru III-229
 Cirpan, Hakan Ali III-105
 Civarelli, Pier Paolo II-25
 Codecasa, Lorenzo I-69, I-77, II-161
 Coleman, Jeffrey II-213
 Constantinescu, Florin I-197
 Costanzo, Alessandra ... I-121, II-197
 Cowan, Colin F. N. III-341
 Cruz-Roldán, Fernando II-309
 Csaba, György I-9
 Cserey, György III-289
 Csurgay, Árpád I-9
 Czeilinger, Zsolt III-289

D

- D'Amore, Dario I-69, I-77, II-161
 D'Hallewijn, Nele III-161
 Dabrowski, Adam I-265, II-9
 Dai, Yong-Sheng III-165
 Dalla Betta, Gian-Franco II-61
 Dantoni, Francesco III-233
 De Cock, Wouter III-13
 de la Rosa, Jose M. I-309

- de Muer, Bram III-5
 Dei, Alberto I-89, I-153
 del Rio, Rocio I-309
 Delatte, Pierre II-53
 Delgado-Retituto, Manuel II-121, III-21
 Devisch, Frédéric III-321
 Dewilde, Patric II-355
 Dhifi, Mustapha II-337
 Di Cola, Eusebio I-317
 Di Marco, Mauro III-401
 Diamante, Olga I-317
 Dilaveroglu, Erdogan III-105
 Dinç, Murat III-33
 Diniz, Paulo III-217, III-349
 Diotalevi, Francesco III-325
 Dlugosz, Rafal I-265
 Dobrzanski, Andrzej III-65
 Dolecek, Vlatko I-61
 Domínguez-Castro I-341, I-345
 Doris, Konstantinos III-353
 Dounavis, Anestis III-41
 Drakakis, Emmanuel I-113
 Dubrova, Elena III-169
 Dufva, Tommi III-313
 Dumitrescu, Mariana I-305
 Dumitriu, Lucia I-197, I-201
 Dündar, Gunhan II-117
 Duque-Carrillo, J.F. II-81

E

- Ellä, Juha III-237
 Erba, Massimiliano II-137
 Espejo, Servando I-341, I-345

F

- Fabre, Alain I-157
 Fajfar, Iztok III-61
 Falkowski, Bogdan J. II-285
 Faulkner, Michael II-33
 Favalli, Lorenzo III-149
 Fazzino, Stefano III-305
 Fedi, Giulio I-33
 Feely, Orla II-109, II-169
 Feiden, Dirk III-413
 Felgenhauer, Frank II-177
 Fernández, Francisco I-25, II-121
 Fernández, Pedro García II-329
 Ferri, Giuseppe I-285
 Fettweis, Alfred III-434
 Flak, Jacek I-325
 Flandre, Denis I-165, II-53
 Fließ, Thomas III-69
 Fölling, Simon I-177
 Földesy, Péter III-97
 Forti, Mauro III-401
 Fortuna, Luigi ... I-317, III-101, III-305
 Fossas, Enric II-97
 Foty, Daniel I-81, I-85
 Fournier-Prunaret, Danièle ... II-109, II-193
 Francken, Kenneth II-141
 Franzè, Francesco II-241
 Frasca, Mattia I-217, III-101
 Fraser, Neil II-317

Fritz, Gerhard	III-309
G	
Galayko, Dimitri	III-373
Gangwal, Om Prakash	III-197
Gao, Qun	I-97
Gacsádi	I-349
García, Antonio	II-329
Garczarczyk, Zygmunt	III-113
Geiger, Randall	I-269
Gerosa, Andrea	I-261
Gielen, Georges	I-21, II-141
Gilli, Marco	II-25, III-89
Glesner, Manfred	II-353, II-173
Gluskin, Emanuel	III-261
Glösekötter, Peter	I-189
Godin, Jean	III-153
Göckler, Heinz	I-305
Golonek, Tomasz	I-253
Gómez-Moreno, Hilario	III-145
Gonzo, Lorenzo	II-61
Goras, Liviu	III-273, III-285
Goser, Karl	I-189
Gottardi, Massimo	II-61
Graffeuil, J.	II-201
Grassi, Giuseppe	I-105
Grenier, Katia	II-201
Grieco, Alfredo	I-105
Grivet-Talocia, Stefano	III-185
Groth, Alexandra	II-305
Grzechca, Damian	I-249
Guerra, Oscar	I-25
Guglielmi, Veronique	II-109, II-193
Gulino, Rosario	II-121
Gustafsson, Oscar	II-217
Gürkan, Hakan	II-5
Güz, Ümit	II-5
Göknar, Izzet C.	III-33

H	
Hadidi, Khayrollah	III-329
Haenggi, M.	I-373
Halgas, Stanislaw	I-245
Halonen, Kari	I-101, I-125, I-137, I-145, I-257, I-337, III-1, III-73, III-265, III-277
Hamamoto, Yoshihiko	III-49
Hammerschmidt, Dirk	II-345, III-221
Harnefors, Lennart	I-237
Hasler, Martin	II-105, II-185
Hauksdottir, Anna Soffia	II-233
Hedrich, Lars	II-229
Hegt, Hans	I-313
Heikkinen, Jari	III-1
Heimala, Päivi	III-157
Heimann, Thorsten	II-49, II-257
Hennig, Eckhard	I-193
Hernandez-Martinez, Luis	I-29
Hidvégi, Timót	I-365
Hirabayashi, Ryuichi	I-233
Hoekstra, Jaap	III-213
Hollstein, Thomas	III-173
Holmberg, Johnny	I-237
Honkala, Mikko	II-113
Honkela, Antti	I-41
Hornero, Gemma	II-61
Horska, Jana	III-133
Hospodka, Jiří	I-121
Hosticka, Bedrich	III-221
Hosticka, Bedrich J.	II-49, II-257,

II-349	
Houben, Stephan	III-393
Hristov, Hristo	III-365
Huppertz, Jürgen	II-49
Hämäläinen, Timo	II-289

I	
Inoye, Y.	I-373
Lordache, Mihai	I-197, I-201
Ishibashi, Takeshi	II-313
Isoaho, Jouni	II-277, II-281
Istrate, Dan	II-1
Itakura, Shinji	III-269
Ito, Rika	I-233

J	
Jakku, Eino	I-289
Jákó, Zoltán	II-193
Janssens, Johan	III-5
Jentschel, Hans-Joachim	III-69
Jiang, Yingtao	I-329
Jing, Sun	I-161
Johansson, Håkan	II-217, II-293, II-297
Johansson, Ted	II-149
Jovanovic-Dolecek, Gordana	I-61
Juriši, Drazen	I-117
Jussila, Jarkko	III-1
Järviö, Petri	I-145

K	
Kaiser, Andreas	III-373
Kaiser, Ulrich	II-129, III-373
Kaitila, Jyrki	III-237
Kallio, Antti	III-57
Kananen, Asko	I-101, I-137, I-337, III-73, III-265, III-277
Kandic, Dragan	III-257

Karhunen, Juha	I-41
Kasbari, Abed-Elhak	III-153
Kassam, Saleem	I-37
Katila, Pekka	III-157
Katopis, George	III-189
Kauffmann, Nicolas	III-153
Kayabol, Koray	II-265
Kék, László	III-289
Kern, Albert	I-221
Khoei, Abdollah	III-329
Khoo, I-Hung	I-129
Kiehl, Richard	I-173
Kis, Gábor	II-193
Kivekäs, Kalle	III-1
Kiya, Hitoshi	III-81
Klunder, Roelof	III-213
Kobljanskyj, Yurij	I-293
Kohonen, Teuvo	I-378
Koide, Toshio	II-313
Koivunen, Visa	I-37, I-45
Kolka, Zdenek	III-133
Konczykowska, Agnieszka	III-153
Koranne, Sandeep	III-197
Korpela, Esa	III-17
Koskinen, Lauri	I-101, III-73
Kotropoulos, Constantine	II-13
Król, Karol	III-17, III-25
Kuh, Ernest S.	III-37
Kujik, Maarten	III-321
Kujanpää, Tuomo	III-57
Kukk, Vello	III-121

Kulkarni, Shriram	I-185
Kunz, Roland	II-21
Kurosaki, Masayuki	III-81
Kuusilinna, Kimmo	II-289

L	
Laakso, Timo	III-217, III-349
Lahtinen, Vesa	II-289
Laiho, Mika	I-337, III-265, III-277
Landernäs, Krister	I-237
Lawson, Stuart S.	I-229
Leblebici, Yusuf	III-361
Lee, Wai Leng	II-301
Leenaerts, Domine	II-153, III-353
Legat, Jean-Didier	II-53
Lehtovuori, Anu	II-65
Lent, Craig S.	I-17
Leppävuori, Seppo	I-289
Leroux, P.	III-5
Levashenko, Vitaly	II-345
Li, Ping	II-301
Liberali, Valentino	I-169, II-137
Likharev, Konstantin	I-177
Lin, Chieh	II-153
Lin, Jian-Yu	III-85
Lin, Jin-Ting	III-165
Lin, Meng-Hsueh	I-273
Lindfors, Saska	I-257, I-281
Liñán, Gustavo	I-341, I-345
Liu, Dong	I-241
Liu, Lin	III-165
Liu, Rueywen	I-373
Liu, Yahoui	III-217, III-349
Lloris, Antonio	II-329
Lo Schiavo, Alessandro	III-249
Lohan, Elena-Simona	III-225
Lopez, Paula	II-261
López-Ferreras, Francisco	II-309, III-145
Lopez-Martin, Antonio J.	II-85, II-89
Loskot, Ekaterina	I-289
Luchetta, Antonio	I-33
Lukáč, Rastislav	III-137
Luo, H.	I-373
Löwenborg, Per	II-293, II-297

M	
Maffezzoni, Paolo	I-69, I-77, I-161, III-201, III-253
Magliarisi, Angelo	II-45
Mahler, Günther	I-1
Maillard, Xavier	III-321
Maio, Ivan	III-185
Maistrenko, Yuri	II-169
Maldonado-Bascón, Saturnino	III-145
Malik, Saqib	I-269
Manetti, Stefano	I-33
Mannerkoski, Jukka	I-37, I-45
Marchese, Carmelo	I-217
Marciniak, Tomasz	II-9
Marenk, Marko	I-93
Marjoniemi, Sami	III-57
Martín-Martín, Pilar	II-305, III-145
Martinek, Pravoslav	I-121
Massa, Ernesto	I-285
Mastri, Franco	II-197
Mathis, Wolfgang	I-13, II-177
Matos, Carlos	II-321

Matsueda, Hideaki.....	I-5
Matsumoto, Yuya	II-145
Matsuura, Takenobu	III-141
Matsuura, Tomoyuki.....	II-221
Maubach, Jos.....	III-393
Maximov, Nikolay	III-429
Mazumder, Pinaki.....	I-185
Mazurek, Andrzej	III-301
Mazzini, Gianluca.....	II-181
Medeiro, Fernando	I-309
Meillère, Stéphane	I-157
Melkov, Gennadiy.....	I-293
Mihic, Kresimir.....	II-329
Mijat, Neven	I-117
Mitra, Sanjit K.....	I-379
Mistry, Ketan	III-161
Mladenov, Valeri	I-313
Moran, Carlos.....	I-149
Mori, Masashi.....	I-109
Mori, Shinsaku	I-297, I-301
Moschytz, George S.....	I-97, I-117, I-129
Mosig, Juan	II-77
Mozsáry, Andras	III-17, III-25
Munteanu, Toader.....	I-305

N

Nakaguchi, Toshiya.....	III-409
Nakhla, Michel.....	III-41
Navakauskas, Dalius.....	III-297
Neerhoff, F.L.	III-125
Neviani, Andrea	I-261
Ng, Andrew	I-113
Nickel, Josh	III-193
Niederholz, Jürgen	III-221
Niemistö, Riitta	I-53
Nilsson, Peter.....	I-277
Nishi, Tetsuo	III-93
Nishihara, Akinori	II-221
Nishio, Yoshifumi.....	II-105, III-29, III-205
Nitescu, Miruna	I-197
Noack, Jochen	III-69
Nossek, Josef A.	I-321
Nowrouzian, Behrouz	II-317
Nurmi, Tero	II-277
Nurmi, Jari	II-281
Nussdorfer, Andrej	III-61
Nyström, Christian.....	II-149
Näthke, Lutz	II-229

O

Ogorzałek, Maciej.....	III-417
Ogrodzki, Jan	II-157
Okuda, Masahiro	III-205
Olbrich, Markus	II-229
Olivar, Gerard.....	II-97
Olsson, Thomas	I-277
Ortigueira, Manuel.....	II-321
Orzó	I-353
Oshima, Kumiko	III-77
Osowski, Stanislaw	III-293
Otake, Tsuyoshi	III-77, III-269, III-409
Otte, Alexander	I-1
Özoğuz S.	III-425

P

Paasio, Ari.....	I-101, I-125, I-137, I-337, II-269, III-73, III-265, III-277
Pacha, Christian	I-189
Pahlke, Kai	I-13
Palmisano, Giuseppe	II-45, III-9
Palumbo, Gaetano	II-125, II-245, III-209
Panas, Andrey.....	III-429
Parra, T.	II-201
Parrilla, Luis	II-329
Pawlowski, Paweł.....	I-265
Payne, Alison	I-113
Peng, Zebo.....	III-173
Pennisi, Salvatore	II-93, III-209
Perez, Annie	I-157
Pérez-Verdé, Belén	I-309
Peters, Jos	III-393
Piccirilli, Maria Cristina	I-33
Piedade, Moisés.....	II-321
Pionteck, Thilo	II-354
Pitas, Ioannis	II-13
Plana, Robert	II-201
Ponnambalam	III-385
Pons, Patrick	II-201
Popel, Denis	III-317
Popov, Angel	III-365
Popp, Ralf	II-229
Porod, Wolfgang	I-9
Porra, Veikko.....	I-325, III-17, III-25
Porto, Domenico	I-317
Pospisil, Jiri	III-133
Prantl, Anton	III-309
Premoli, Amedeo	III-129, III-253
Prost, Werner	I-189
Puhan, Janez	III-61
Pärssinen, Aarno	III-1

R

Rabbia, Laurent	II-201
Rahkonen, Timo	II-37, II-41, III-397
Ramírez, Javier	II-329
Raskin, Jean-Pierre	I-93
Reddy, Hari C.	I-129
Redman-White, William	III-161
Reiss, Joshua	II-165
Rekeczky, Csaba	II-17, III-289
Reljin, Branimir	III-257
Renfors, Markku	II-321, III-225
Rhodes, David J.	III-433
Rinaldi, Massimo	I-217
Ristolainen, Eero	I-93
Rizzoli, Vittorio	II-197
Roca, Elisenda	I-25
Rodanski, Benedykt	I-205
Rodríguez-Vázquez, Angel	I-25, I-309, I-341, I-345, II-121, III-21, III-97
Roos, Janne	II-113, III-313
Roska, B.	I-357, II-17
Roska, Tamás	I-353, I-357, II-353 III-289
Rossi, Roberto	I-169, II-137
Rovatti, Riccardo	II-181, II-189, III-421
Rubin, Roberta	I-261
Rusu, Corneliu	III-341
Rutkowski, Jerzy	I-249, I-253

Rynnänen, Jussi	III-1
-----------------------	-------

Röhm, Horst	II-73
-------------------	-------

S

Saarinen, Jukka	II-289
Saas, Christoph	I-321
Saastamoinen, Ilkka	II-281
Saatci, Ertugrul	III-53
Sabadell, Justo	I-165
Sahu, Debapriya	III-233
Salat, Robert	III-293
Salerno, Mario	I-209
Salo, Teemu	I-257
Sánchez-Sinencio, E.	II-81
Sandler, Mark	II-165
Sanz, Teresa	I-149
Saramäki, Tapio	II-225
Sargeni, Fausto	I-209
Sarmiento-Reyes, Arturo	I-29
Savarria, Yvon	II-237, II-253
Schimming, Thomas	II-185
Schlaffer, Andreas	I-321
Schlarmann, Mark	I-269
Schrey, Olaf	II-49
Schutt-Ainé, José E.	III-193
Schwarz, Markus	II-49, II-257
Scuderi, Antonino	II-45
Şengör, Neslihan Serap	III-313
Serga, Alexander	I-293
Serpico, Claudio	II-29
Setti, Gianluca	II-29, II-181, II-189, III-421
Sewell, John	I-113
Sezen, Umut	I-229
Sha, Edwin	I-329
Shan, Weiyun	II-33
Shi, Bertram	III-45
Shi, Bo	II-33
Shih, Yu-Chuan	II-57
Shiue, Wen-Tsong	I-333, III-333
Sihvola, Ari	II-77
Simoni, Andrea	II-61
Sirbu, Marius	I-45
Sjöström, Johan	II-149
Slavin, Andrei	I-293
Soltanian, Babak	III-225
Sommer, Ralf	I-193
Song, Minkyu	I-141
Spaanenburg, Lambert	III-405
Speciale, Nicolò	II-241
Stadius, Kari	I-145
Stankovic, Radomir S.	II-337
Starck, Vesa	III-245
Starkov, Sergey	III-429
Starzyk, Janusz	I-241
Steer, Michael	II-205
Steyaert, Michiel	III-5, III-13, III-357
Stievano, Igor	III-185
Stollsteimer, Marcus	I-1
Stoop, Ruedi	I-221
Stopa, David	II-61
Storace, Marco	II-101
Storti-Gajani, Giancarlo	III-129
Streitenberger, Martin	II-177
Suehle, John S.	III-381
Sugino, Nobuhiko	II-221
Sundström, Lars	II-33
Suutari, Teemu	II-281
Suyama, Kenji	I-233

- Suykens, Johan [II-273](#), [III-425](#)
Szatmári, Andras [III-289](#)
Szolgay Péter [I-349](#), [I-365](#), [I-369](#)

T

- Tăbuş, Ioan [I-53](#)
Tadeusiewicz, Michał [I-245](#)
Tadokoro, Yoshiaki [I-57](#)
Takacs, A. [II-201](#)
Takahashi, Nobuaki [I-109](#)
Takahashi, Norikazu [III-93](#)
Talonen, Mikko [III-17](#)
Tanaka, Mamoru [I-109](#), [II-145](#),
[III-77](#), [III-269](#), [III-409](#)
Tanitteerapan, Tanas [I-297](#)
Tanji, Yuichi [II-145](#), [III-269](#)
Tavsanoglu, Vedat [III-53](#)
Tegude, Franz-J. [I-189](#)
ten Berg, Ad J.W.M. [III-405](#)
Tenhunen, Hannu [I-277](#), [III-169](#)
Teodorescu, Tiberiu Dinu [III-273](#),
[III-285](#)
ter Maten, Jan [III-393](#)
Tesi, Alberto [III-401](#)
Tettamanzi, Andrea [II-137](#)
Tetzlaff, Ronald [II-21](#), [III-413](#)
Thiran, Patrick [II-29](#)
Thumwarin, Pitak [III-141](#)
Tiberkevich, Vasil [I-293](#)
Tiffany, Jason E: [III-381](#)
Tikka, Pasi [III-237](#)
Torelli, Guido [I-169](#)
Tóth, Géza [I-17](#)
Toumazou, Chris [I-113](#)
Tsekeridou, Sofia [II-13](#)
Tuma, Tadej [III-61](#)
Türel, Ozgur [I-177](#)
Tökés [I-353](#)

U

- Ubar, Raimund [III-173](#)
Uchimura, Shunji [III-49](#)
Ulmeanu, Anatoli Paul [I-305](#)
Urabe, Kouji [III-29](#)
Ushida, Akio [II-105](#), [III-29](#), [III-205](#)
Uyttenhove, Koen [III-357](#)

V

- Vaccaro, Stefano [II-77](#)
Vainio, Olli [III-345](#)
Valle, Maurizio [I-89](#), [I-153](#), [III-325](#)
Valtonen, Martti [II-65](#), [II-113](#)
van der Kloet, P. [III-125](#)
van der Vyver, Jan-Jan [I-221](#)
van Roermund, Arthur [I-181](#), [I-313](#),
[I-153](#), [III-353](#)
Vandewalle, Joos [II-273](#), [III-425](#)
Vasylenko, Anna [II-169](#)
Vazquez-Leal, Hector [I-29](#)
Veijola, Timo [III-377](#)
Vendik, Irina [I-289](#)
Verbauwheide, Ingrid [III-177](#)
Vergos, Haridimos [II-249](#)
Verhaegen, Wim [I-21](#)
Vesterbacka, Mark [I-237](#)
Vidkjær, Jens [III-241](#)
Vilarino, David L [II-261](#), [II-269](#)
Virtanen, Jarmo [II-65](#)
Vlach, Jiri [III-385](#)

- Vlček, Miroslav [I-49](#)
vom Bögel, Gerd [III-221](#)
von Stahl-Khan, Boris [I-281](#)
Vrba, Kamil [I-133](#)
Vuolevi, Joel [II-37](#), [II-41](#), [III-397](#)

W

- Wang, Yuke [I-329](#)
Wanhammar, Lars [II-217](#)
Watanabe, Hitoshi [II-313](#)
Wawryn, Krzysztof [III-301](#)
Weiler, Dirk [II-345](#)
Werblin F.S. [I-357](#)
Wichmann, Tim [II-173](#)
Wilk, Jan [II-73](#)
Wojciechowski, Jacek [III-73](#)
Wu, Angus [II-301](#)
Wu, Chung-Yu [II-57](#)

X

- Xafopoulos, Alexandros [II-13](#)

Y

- Yalçın, Mustak [III-425](#)
Yamagami, Yoshihiro [III-29](#)
Yamaguchi, Michiru [I-57](#)
Yamaguchi, Masayuki [III-205](#)
Yang, Chun-Sheng [I-273](#)
Yang, Tao [I-173](#)
Yarman, Siddik [II-5](#), [III-229](#)
Yli-Kaakinen, Juha [II-225](#)
Ylilammi, Markku [III-237](#)
Ylimaula, Miikka [III-369](#)
Yoon, Sungwook [I-141](#)
Yu, Qingjian [III-37](#)

Z

- Zaghoul, Mona E [III-381](#)
Zahradník, Pavel [I-49](#)
Zaitseva, Elena [II-345](#)
Zarándy Ákos [I-361](#)
Zhang, Yinglu [I-37](#), [I-45](#)
Zheng, Li-Rong [II-277](#)
Zorzi, Marco [II-241](#)
Zürcher, Jean-Francois [II-77](#)

A

- Åberg, Markku [III-245](#), [III-369](#)

Cut here if you need the maps

Maps



Sponsors

Under the Patronage of the European Circuit Society (ECS)

Co-operation:

**The Society of Electronics
Engineers in Finland**
<http://eis.fi/>



IEEE Circuits and Systems Society
<http://www.ieee-cas.org/>



IEEE Finland Section
<http://www.ewh.ieee.org/r8/finland/>

Sponsors:

Helsinki University of Technology
<http://www.hut.fi/English/>



The City of Espoo
<http://www.espoo.fi/>



Academy of Finland
<http://www.aka.fi/>



Nokia
<http://www.nokia.com/>



Micro Analog Systems
<http://www.mas-oy.com/>



Tellabs
<http://www.tellabs.com/>



APLAC Solutions Corporation
<http://www.aplac.com/>

Atmel OY
<http://www.atmel.fi/>



Reviewers:

Acar, C.	Czuni, L.	Hügli, H.	Manetti, S.	Reyneri, L.	Tanskanen, J.
Acciani, G.	Daems, W.	Hyogo, A.	Manstretta, A.	Rintamäki, M.	Taraglio, S.
Acco, P.	De Cock, K.	Häkkinen, J.	Markovsky, I.	Rizzo, A.	Tchamov, N.
Achar, R.	De Feo, O.	Hämäläinen, A.	Martinek, P.	Rochelle, J.	Tenhunen, H.
Alaya Cheikh, F.	Defilippis, I.	Hänggi, M.	Martinelli, G.	Rodanski, B.	Tetzlaff, R.
Alhonиеми, E.	Delgado Restituto	Iivarinen, J.	Martinez Peiro, M.	Roermund, A.	Thao, N.
Alinikula, P.	Dhifi, M.	Ikäläinen, P.	Mastronardi, N.	Ronkainen, H.	Thevenaz, P.
Anday, F.	Dimond, K.	Inoue, T.	Matei, R.	Rovatti, R.	Thiele, L.
Andreani, P.	Ding, Z.	Ismail, M.	Matsueda, H.	Rubio, A.	Tiiliharju, E.
Andrzej, H.	Diniz, P.	Isoaho, J.	Matsumoto, T.	Ruck, B.	Tiilikainen, M.
Aniel, F.	Director, S.	Ivask, E.	Matsumoto, N.	Rudberg, M.	Tilmans, H.
Arik, S.	Dmitriev, A.	Jarry, P.	Mawet, P.	Rüstern, E.	Tong, L.
Asai, H.	Dufaux, A.	Johansson, H.	McCarthy, K.	Salinari, S.	Toth, L.
Aygolcu, U.	Eguiazarian, K.	Jokinen, T.	Mecklenbräuker, W.	Salo, T.	Trajkovic, L.
Baglio, S.	El Gamal, A.	Jorgensen, I.	Menegaz, G.	Sandler, M.	Tse, M.
Baker, J.	Elias, E.	Joutsensalo, J.	Mijail, A.	Sargeni, F.	Tsimring, L.
Balsi, M.	Ellerjee, P.	Jovanovic, G.	Milic, L.	Sasada, I.	Tufan, E.
Balya, D.	Elwakil, A.	Joy, M.	Min, M.	Sasao, T.	Tuikkanen, T.
Barbé, A.	Endo, T.	Jummel, G.	Miyazaki, A.	Savaci, A.	Tuomainen, V.
Batty, W.	Entz, C.	Jussila, J.	Moonen, M.	Sayed, A.	Ueda, Y.
Baudoin, G.	Ercegovac, M.	Jutant, A.	Moschytz, G.	Scherpen, J.	Uster, M.
Bava, G.	Eriksson, J.	Jutman, A.	Mosin, S.	Schimming, T.	v.d. Vyver, J.
Beaumont, S.	Ershov, M.	Järventausta, P.	Mucha, I.	Schindler, T.	Vainio, O.
Becker, J.	Espejo, S.	Kaiser, U.	Männamaa, V.	Schmelcher, P.	Wallinheimo, J.
Bendix, P.	Fabre, A.	Kalajo, S.	Nagel, J.	Schmid, H.	Wallius, J.
Bertucco, L.	Fagan, T.	Kamitz, R.	Najim, M.	Schreier, R.	Waltari, M.
Besacier, L.	Falkowski, B.	Kangaslahti, P.	Nauta, B.	Sekeriran, B.	Wambacq, P.
Beth, T.	Farrell, R.	Karema, T.	Ndagijimana, F.	Setti, G.	van der Kloet, P.
Bialko, M.	Feldmann, U.	Kaski, S.	Neikirk, D.	Shah, P.	van der Meijls, N.
Bicak, J.	Femia, N.	Kaunisto, R.	Neitola, M.	Shi, B.	van der Meulen, E.
Binkley, D.	Fernandez, F.	Kek, L.	Ng, T.	Shi, R.	van der Schaft, A.
Biundo, G.	Filicori, F.	Kida, T.	Nguyen, T.	Shi, X.	van der Veen, A.
Blanc, N.	Fiori, F.	Kiehl, R.	Nielsen, J.	Shi, C.	van Staveren, A.
Boegli, A.	Flanders, H.	Kinniment, D.	Niemelä, I.	Sicard, E.	Vandenberghe, L.
Bogason, G.	Fliege, N.	Kiraly, J.	Niiranen, J.	Silva-Martinez, J.	Vandermeulen, E.
Bonaiuto, V.	Foldesy, P.	Kivekäs, K.	Nikias, M.	Silvén, O.	Watanabe, H.
Bonani, F.	Forsell, M.	Klumperink, E.	Nishio, Y.	Skyttä, J.	Verhaegen, W.
Bracamonte, J.	Forti, M.	Koivunen, V.	Njølstad, T.	Slump, C.	Verleysen, M.
Brachtedorf, H.	Fournier-Prunaret, D.	Koli, K.	Nouta, R.	Sodini, C.	Werner, S.
Brambilla, A.	Fox, R.	Kolumban, G.	Nunnari, G.	Sommariva, A.	Werner, R.
Brazil, T.	Frasca, M.	Kunz, R.	Nys, O.	Sommen, P.	Vesanto, J.
Bregovic, R.	Frey, D.	Kuramitsu, M.	Occhipinti, L.	Sommer, R.	Vesma, J.
Britton, C.	Friedlander, B.	Kuzmicz, W.	O'Connor, I.	Stadius, K.	Veszely, G.
Brucoli, M.	Gacsádi, A.	Kängsep, E.	Ogródzki, J.	Stankovic, R.	Vidkjaer, J.
Bucher, M.	Gal, V.	Laakso, T.	Okumura, K.	Stankovic, M.	Wiebler, K.
Bult, K.	Galias, Z.	Laaksonen, J.	Paasio, A.	Stasinski, R.	Viitanen, T.
Burrascano, P.	Gaunholt, H.	Lagus, K.	Pahlke, K.	Steeb, W.	Viitanen, A.
Caduff, C.	Ghione, G.	Laiho, M.	Pajunen, P.	Steer, M.	Willson, A.
Cafagna, D.	Gildenblat, G.	Lampinen, H.	Palumbo, G.	Steyaert, M.	Wolf, W.
Callegari, S.	Goodnick, S.	Lande, T.	Pasero, E.	Stievano, I.	Vuolevi, J.
Caponetto, R.	Goras, L.	Lantsov, V.	Pecora, L.	Storti Gaiani, G.	Vuori, J.
Carenco, A.	Gotchev, A.	Laur, R.	Perfetti, R.	Straube, B.	Välimäki, V.
Carlosena, A.	Graeb, H.	Lautala, P.	Perri, A.	Streitberger, M.	Xibilia, M.
Carnimeo, L.	Grassi, G.	Lawson, S.	Piguet, C.	Strzeszewski, B.	Yakovlev, A.
Cassia, M.	Green, M.	Lefevre, R.	Pileggi, L.	Sumanen, L.	Yalcin, M.
Celebi, E.	Grigore, V.	Lehmann, T.	Piller, B.	Sundstrom, L.	Yang, W.
Cevik, K.	Gustafsson, O.	Lehtonen, M.	Plana, R.	Suntio, T.	Yao, K.
Champneys, A.	Guzelis, C.	Leich, H.	Porod, W.	Suszynski, Z.	Yli-Harja, O.
Chan, E.	Günther, M.	Leppihalme, M.	Prince, J.	Suykens, J.	Yoshida, N.
Charlot, J.	Halme, A.	Leung, B.	Proakis, J.	Szatmari, I.	Yoshifumi, N.
Chavka, G.	Hamill, D.	Leuzzi, G.	Pyrhönen, J.	Szekely, V.	Yufera, A.
Chen, R.	Hellestrand, G.	Lin, P.	Rabaey, J.	Szeto, A.	Zagurski, V.
Cheung, P.	Hennig, E.	Linan, G.	Radványi, A.	Sziranyi, T.	Zhakor, A.
Cincotti, S.	Hergum, R.	Lindfors, S.	Raiik, J.	Szolgay, P.	Zielinski, T.
Comon, P.	Herricht, J.	Ljung, L.	Raiivo, K.	Särelä, J.	Ziolko, M.
Constantinescu, F.	Heubi, A.	Llopis, O.	Ramirez-Angulo, J.	Tabus, I.	Zirath, H.
Costantini, G.	Heusdens, R.	Lo Presti, L.	Ramstad, T.	Takagi, S.	Zuberek, W.
Costanzo, A.	Hoegaerts, L.	Lukas, L.	Ravasi, M.	Takagi, N.	Åberg, M.
Cowan, C.	Horneber, E.	Lutovac, M.	Reibiger, A.	Takahashi, N.	Öktem, H.
Cramariuc, B.	Horta, N.	Löliger, T.	Reich, S.	Takala, J.	
Crounse, K.	Huijsing, J.	Löwenborg, P.	Reichel, J.	Takebe, T.	
Csaba, G.	Hunt, B.	Maggio, G.	Reiszig, G.	Tamasevicius, A.	
Curran, P.	Hurri, J.	Maistrenko, Y.	Renfors, M.	Tanner, S.	

ECCTD'01 Program Schedule

Day	Time	Room A	Room B	Room C	Room D	Room E	Y228	Y307	Y227	Posters
T U E S D A Y	9:00 – 10:30	T1 MOS	T2 PLL		DAD					
	10:30 – 10:50				COFFEE BREAK					
	10:50 – 12:20	T1 MOS – contin.	T3 Grid		DAD					
	12:20 – 13:40				LUNCH					
	13:40 – 15:10	T4 Calculus	T5 Chaos I		DAD					
	15:10 – 15:30				COFFEE BREAK					
	15:30 – 17:00	T6 Genetic	T7 Chaos II	T8 CAD						
	18:00 – 20:00				GET – TOGETHER HUT Main Lobby					
W E D N E S D A Y	8:50 – 9:00				OPENING SESSION, Room B					
	9:00 – 9:45	Plenary 1, Room B: <i>Self-Organizing Networks</i>, Teuvo Kohonen, Helsinki University of Technology								
	9:45 – 10:30	Plenary 2, Room B: <i>Digital Signal Processing: Road to the Future</i>, Sanjit Mitra, UC Santa Barbara								
	10:30 – 10:50				COFFEE BREAK					
	10:50 – 12:10	S1 Circuit Paradigm in Nanoelectronics I	S2 Applications of Symbolic Analysis	S3 Independent Component Analysis (ICA)	R1 Digital Filters I	R2 Simulation and Modelling I	R3 MOSFET Circuit Modelling	R4 CNN Applications		PS1 Mixed-Mode IC's. Filters.
	12:10 – 13:40				LUNCH					
	13:40 – 15:10	Plenary 3, room B: <i>Molecular Devices and Circuits</i>, Leon Chua, UC Berkeley								
	15:10 – 15:30				COFFEE BREAK					
T H U R S D A Y	15:30 – 16:50	S4 Circuit Paradigm in Nanoelectronics II	S5 Techniques for Symbolic Analysis	S6 Bio-Inspired Novel Circuit Applications	R5 Digital Filters II	R6 Fault Analysis of Analogue Circuits	R7 Switched- Capacitor Circuits	R8 Frequency Synthesis		PS2 RF. Power. $\Sigma\Delta$ -applicat. LP Design
	19:00 – ...	ESPOO CITY RECEPTION, Buses to Espoo Cultural Centre leave at 18:30								
	9:00 – 9:45	Plenary 4, Room B: <i>Belevitch Lecture</i>, J.O. Scanlan, University College Dublin								
	9:45 – 10:30	Plenary 5, Room B: <i>The Complexity of Analogic Computations</i>, Tamas Roska, Hungarian Academy of Sciences								
	10:30 – 10:50				COFFEE BREAK					
	10:50 – 12:10	S7 Speech and Audio Processing	S8 Analogic Wave Algorithms	S9 Memory Effects in RF PA's	S10 LP CMOS Camera Circuits	R9 Simulation and Modelling II	R10 Low-Voltage Analogue IC's	R11 Modelling of Chaotic Circuits		PS3 Design Tools. Modelling
	12:10 – 13:40				LUNCH					
	13:40 – 14:25	Plenary 6, Room B: <i>Technologies, Architectures, CAD and Application of Complex Systems-on-Chip (SoC)</i> Manfred Glesner, Technical University Darmstadt								
F R I D A Y	14:25 – 15:10	Plenary 7, Room B: <i>Circuit Theory for Computations</i>, Patrick Dewilde, Delft University of Technology								
	15:10 – 15:30				COFFEE BREAK					
	15:30 – 16:50	S11 Nonlinear Communication Circuits (NCCS)	S12 Applications of Chaos I	S13 Numerical Analysis of Nonlinear ckt	S14 Optimisation of Digital Filters	R12 Analysis and Design Tools I	R13 Digital Systems	R14 CNN Circuit Design	S15 SoC	PS4 Signal Processing, Fault Detect.
	19:00 – ...	BANQUET, Buses to Casino Kulosaari Restaurant leave at 18:15								
	9:00 – 9:45	Plenary 8, Room B: <i>Network Synthesis in Mobile Communications</i>, David Rhodes, Filtronic plc								
	9:45 – 10:30	Plenary 9, Room B: <i>Wave-Digital Approach to Numerical Integration of Electromagnetic PDEs</i>, Alfred Fettweis, Ruhr-Universität Bochum								
	10:30 – 10:50				COFFEE BREAK					
	10:50 – 12:10	S16 Analogue and RF Integrated Circuits Design	S17 Applications of Chaos II	S18 Interconnect Modeling / Simulation	S19 Gabor Filters in Image Proc.	R15 Analysis and Design Tools II	R16 Image Signal Processing	R17 CNN Analysis/ Modelling		PS5 Circuit and System Theory.
F R I D A Y	12:10 – 13:40				LUNCH					
	13:40 – 15:00	S20 Electronics and Optics for Multigigabit C.	S21 Design and Testing of Digital Syst.	S22 Interconnect Chip/Packaging Design	R18 Nonlinear Circuit Dynamics	R19 Communi- cation Systems	R20 RF & μ wave Communi- cation Circuits	R21 Circuit Theory		PS6 CNN's. Neural Net's Mixed Design
	15:00 – 15:20				COFFEE BREAK					
	15:20 – 16:40	R22 Low-Power Integrated Circuits	R23 Adaptive Signal Processing	R24 A/D and D/A Converters	R25 Microelectro- mechanical Systems	R26 Simulation and Modeling III	R27 Neural Networks	R28 Applications of Chaotic Circuits		